summaryrefslogtreecommitdiff
path: root/src/mainboard/google/veyron_rialto
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-03-21 11:10:03 +0100
committerNico Huber <nico.h@gmx.de>2019-04-06 16:09:12 +0000
commitbf0970e762a6611cef06af761bc2dec068d439bb (patch)
tree44d4854b7027794bc5a76b44a4e8fd07935cd60c /src/mainboard/google/veyron_rialto
parent161eafb0fb9563decbb953d5dccac4762b770e0c (diff)
downloadcoreboot-bf0970e762a6611cef06af761bc2dec068d439bb.tar.xz
src: Use include <delay.h> when appropriate
Change-Id: I23bc0191ca8fcd88364e5c08be7c90195019e399 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32012 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-by: David Guckian
Diffstat (limited to 'src/mainboard/google/veyron_rialto')
-rw-r--r--src/mainboard/google/veyron_rialto/mainboard.c1
-rw-r--r--src/mainboard/google/veyron_rialto/romstage.c1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/google/veyron_rialto/mainboard.c b/src/mainboard/google/veyron_rialto/mainboard.c
index 05973058d3..074e6a4e99 100644
--- a/src/mainboard/google/veyron_rialto/mainboard.c
+++ b/src/mainboard/google/veyron_rialto/mainboard.c
@@ -17,7 +17,6 @@
#include <device/mmio.h>
#include <boot/coreboot_tables.h>
#include <console/console.h>
-#include <delay.h>
#include <device/device.h>
#include <device/i2c_simple.h>
#include <edid.h>
diff --git a/src/mainboard/google/veyron_rialto/romstage.c b/src/mainboard/google/veyron_rialto/romstage.c
index 64119c1fd1..d9fc42b7e6 100644
--- a/src/mainboard/google/veyron_rialto/romstage.c
+++ b/src/mainboard/google/veyron_rialto/romstage.c
@@ -20,7 +20,6 @@
#include <assert.h>
#include <cbmem.h>
#include <console/console.h>
-#include <delay.h>
#include <program_loading.h>
#include <soc/sdram.h>
#include <soc/clock.h>