summaryrefslogtreecommitdiff
path: root/src/mainboard/google/volteer/variants/voxel/gpio.c
diff options
context:
space:
mode:
authorDavid Wu <david_wu@quanta.corp-partner.google.com>2020-07-30 13:18:05 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-08-05 15:32:59 +0000
commit053b972a2a7dc32060c8db0540aff85cf201a01f (patch)
treee34cba376c64e377d5ebe71f97e5fa6801b984be /src/mainboard/google/volteer/variants/voxel/gpio.c
parent92887375c58349176d96071b5917434924db9a99 (diff)
downloadcoreboot-053b972a2a7dc32060c8db0540aff85cf201a01f.tar.xz
mb/google/volteer/var/voxel: Add Raydium touchscreen support
Update gpio GPP_E7 and enable the Raydium TS support BUG=b:157402209,b:162632701,b:162636271 BRANCH=master TEST= 1. emerge-volteer coreboot chromeos-bootimage 2. boot up on voxel DUT and make sure the raydium TS can work. Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com> Change-Id: I377aded4982ece71f4dabb58f307f68c713edcd2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/44055 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: YH Lin <yueherngl@google.com> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Caveh Jalali <caveh@chromium.org> Reviewed-by: Sheng-Liang Pan <sheng-liang.pan@quanta.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/volteer/variants/voxel/gpio.c')
-rw-r--r--src/mainboard/google/volteer/variants/voxel/gpio.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/volteer/variants/voxel/gpio.c b/src/mainboard/google/volteer/variants/voxel/gpio.c
index a460ffff8f..b65e813c03 100644
--- a/src/mainboard/google/volteer/variants/voxel/gpio.c
+++ b/src/mainboard/google/volteer/variants/voxel/gpio.c
@@ -117,7 +117,7 @@ static const struct pad_config override_gpio_table[] = {
/* E3 : CPU_GP0 ==> USI_REPORT_EN */
PAD_CFG_GPO(GPP_E3, 1, DEEP),
/* E7 : CPU_GP1 ==> USI_INT */
- PAD_CFG_GPI(GPP_E7, NONE, DEEP),
+ PAD_CFG_GPI_APIC(GPP_E7, NONE, PLTRST, LEVEL, NONE),
/* E8 : SPI1_CS1# ==> SLP_S0IX */
PAD_CFG_GPO(GPP_E8, 0, DEEP),
/* E10 : SPI1_CS# ==> NC(TP94508) */