summaryrefslogtreecommitdiff
path: root/src/mainboard/google/zork/variants/dalboz
diff options
context:
space:
mode:
authorChris Wang <chris.wang@amd.corp-partner.google.com>2020-06-03 22:57:49 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-07-06 06:14:31 +0000
commita94136f082844b811b4cae25887740edf41503be (patch)
tree1f227c645eb489daa476e44233cd1f1448d1455b /src/mainboard/google/zork/variants/dalboz
parent1e3e528d23e645c8c542aaa568a8e6e20aa00486 (diff)
downloadcoreboot-a94136f082844b811b4cae25887740edf41503be.tar.xz
mb/google/zork: Apply cereme telemetry settings for dalboz
Currently, the telemetry settings are not for the pollock platform and might causethe power and performance issue. so applied the Pollock reference board settings to Dalboz to improve the performance, and the values need to be updated after the SDLE test finished. BUG=b:157961590,b:152922299 TEST=Build. Change-Id: I0da5b81afaa5814c13ec0257dc0eb3471be94c29 Signed-off-by: Chris Wang <chris.wang@amd.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/third_party/coreboot/+/2228257 Reviewed-by: Kangheui Won <khwon@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42998 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/zork/variants/dalboz')
-rw-r--r--src/mainboard/google/zork/variants/dalboz/overridetree.cb5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/google/zork/variants/dalboz/overridetree.cb b/src/mainboard/google/zork/variants/dalboz/overridetree.cb
index 8ac3348e2a..587d1c5da3 100644
--- a/src/mainboard/google/zork/variants/dalboz/overridetree.cb
+++ b/src/mainboard/google/zork/variants/dalboz/overridetree.cb
@@ -17,6 +17,11 @@ chip soc/amd/picasso
# End : OPN Performance Configuration
+ register "telemetry_vddcr_vdd_slope" = "32239" #mA
+ register "telemetry_vddcr_vdd_offset" = "0-37"
+ register "telemetry_vddcr_soc_slope" = "22313" #mA
+ register "telemetry_vddcr_soc_offset" = "0-209"
+
# I2C2 for touchscreen and trackpad
register "i2c[2]" = "{
.speed = I2C_SPEED_FAST,