summaryrefslogtreecommitdiff
path: root/src/mainboard/google/zork
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2020-08-28 02:12:52 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-08-31 06:42:56 +0000
commitd555d6a88cf733f9f5a0a24694691a6901a81c73 (patch)
treeb39cc00553b2ebd9bb7d3ef72a9462c351a3a61d /src/mainboard/google/zork
parent764b987a6f93a64f18b1557e1591fc2afe47110c (diff)
downloadcoreboot-d555d6a88cf733f9f5a0a24694691a6901a81c73.tar.xz
mb/google/zork/dalboz: move PCIe GPP clock setting to devicetree
BUG=b:149970243 BRANCH=zork Change-Id: I0b31466c5a991b02cef3432942f8de45805fe546 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44891 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/zork')
-rw-r--r--src/mainboard/google/zork/variants/baseboard/devicetree_dalboz.cb9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/mainboard/google/zork/variants/baseboard/devicetree_dalboz.cb b/src/mainboard/google/zork/variants/baseboard/devicetree_dalboz.cb
index c7616020ff..42219d7a16 100644
--- a/src/mainboard/google/zork/variants/baseboard/devicetree_dalboz.cb
+++ b/src/mainboard/google/zork/variants/baseboard/devicetree_dalboz.cb
@@ -180,6 +180,15 @@ chip soc/amd/picasso
register "i2c_scl_reset" = "GPIO_I2C2_SCL | GPIO_I2C3_SCL"
+ # genral purpose PCIe clock output configuration
+ register "gpp_clk_config[0]" = "GPP_CLK_REQ" # WLAN
+ register "gpp_clk_config[1]" = "GPP_CLK_REQ" # SD Reader
+ register "gpp_clk_config[2]" = "GPP_CLK_REQ" # NVME SSD
+ register "gpp_clk_config[3]" = "GPP_CLK_OFF"
+ register "gpp_clk_config[4]" = "GPP_CLK_OFF"
+ register "gpp_clk_config[5]" = "GPP_CLK_OFF"
+ register "gpp_clk_config[6]" = "GPP_CLK_OFF"
+
device cpu_cluster 0 on
device lapic 0 on end
end