summaryrefslogtreecommitdiff
path: root/src/mainboard/google/zork
diff options
context:
space:
mode:
authorKevin Chiu <Kevin.Chiu@quantatw.com>2020-08-28 11:56:31 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-08-31 06:40:18 +0000
commitb91e5180626bcbb90fe69f23c08511aeff58c5d7 (patch)
treee72a156e38c132d5e59376e417d44331b0f7b2d1 /src/mainboard/google/zork
parentcf081ab58cfd7b08f68978ebd4f085076504ccb2 (diff)
downloadcoreboot-b91e5180626bcbb90fe69f23c08511aeff58c5d7.tar.xz
mb/google/zork: update GPIO config for dirinboz
dirinboz does not support stylus, config AGPIO4/5 to NC to prevent unexpected wake event for s3. BUG=none BRANCH=zork TEST=emerge-zork coreboot chromeos-bootimage Change-Id: I3cfdeb326c3d3775148b2a00732c7d848dab35cb Signed-off-by: Kevin Chiu <kevin.chiu@quantatw.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44894 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/zork')
-rw-r--r--src/mainboard/google/zork/variants/dirinboz/gpio.c15
1 files changed, 13 insertions, 2 deletions
diff --git a/src/mainboard/google/zork/variants/dirinboz/gpio.c b/src/mainboard/google/zork/variants/dirinboz/gpio.c
index 12b303a9c5..8da85b6720 100644
--- a/src/mainboard/google/zork/variants/dirinboz/gpio.c
+++ b/src/mainboard/google/zork/variants/dirinboz/gpio.c
@@ -8,6 +8,10 @@
#include <ec/google/chromeec/ec.h>
static const struct soc_amd_gpio bid_1_gpio_set_stage_ram[] = {
+ /* PEN_DETECT_ODL - no used */
+ PAD_NC(GPIO_4),
+ /* PEN_POWER_EN - no used */
+ PAD_NC(GPIO_5),
/* TP */
PAD_NC(GPIO_32),
/* EN_DEV_BEEP_L */
@@ -16,6 +20,13 @@ static const struct soc_amd_gpio bid_1_gpio_set_stage_ram[] = {
PAD_GPO(GPIO_140, HIGH),
};
+static const struct soc_amd_gpio dirinboz_gpio_set_stage_ram[] = {
+ /* PEN_DETECT_ODL - no used */
+ PAD_NC(GPIO_4),
+ /* PEN_POWER_EN - no used */
+ PAD_NC(GPIO_5),
+};
+
const struct soc_amd_gpio *variant_override_gpio_table(size_t *size)
{
uint32_t board_version;
@@ -33,6 +44,6 @@ const struct soc_amd_gpio *variant_override_gpio_table(size_t *size)
return bid_1_gpio_set_stage_ram;
}
- *size = 0;
- return NULL;
+ *size = ARRAY_SIZE(dirinboz_gpio_set_stage_ram);
+ return dirinboz_gpio_set_stage_ram;
}