diff options
author | Furquan Shaikh <furquan@google.com> | 2018-06-12 15:14:12 -0700 |
---|---|---|
committer | Furquan Shaikh <furquan@google.com> | 2018-06-18 16:37:59 +0000 |
commit | 7b8fff1d8627c991b184d51bccb6bb4f57080dff (patch) | |
tree | 5a9594601f16f44caee125b51dd883a3a2e0c588 /src/mainboard/google | |
parent | 29558af3da11d95d8862018b1e75cb9b8eeba0d4 (diff) | |
download | coreboot-7b8fff1d8627c991b184d51bccb6bb4f57080dff.tar.xz |
mb/google/octopus: Enable Synaptics touchscreen device
This change adds ACPI properties for SYTS7817 device.
BUG=b:110013532
Change-Id: Ifdec4efce169c066f212a393df21089d43d8e4d6
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://review.coreboot.org/27044
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r-- | src/mainboard/google/octopus/variants/baseboard/devicetree.cb | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/src/mainboard/google/octopus/variants/baseboard/devicetree.cb b/src/mainboard/google/octopus/variants/baseboard/devicetree.cb index d6f0829b47..56fd94f97d 100644 --- a/src/mainboard/google/octopus/variants/baseboard/devicetree.cb +++ b/src/mainboard/google/octopus/variants/baseboard/devicetree.cb @@ -199,6 +199,19 @@ chip soc/intel/apollolake register "has_power_resource" = "1" device i2c 10 on end end + chip drivers/i2c/hid + register "generic.hid" = ""SYTS7817"" + register "generic.desc" = ""Synaptics Touchscreen"" + register "generic.irq" = "ACPI_IRQ_EDGE_LOW(GPIO_212_IRQ)" + register "generic.probed" = "1" + register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_105)" + register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_213)" + register "generic.reset_delay_ms" = "45" + register "generic.has_power_resource" = "1" + register "generic.disable_gpio_export_in_crs" = "1" + register "hid_desc_reg_offset" = "0x20" + device i2c 20 on end + end end # - I2C 7 device pci 18.0 on end # - UART 0 device pci 18.1 off end # - UART 1 |