summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2019-12-19 22:41:06 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-12-31 15:16:57 +0000
commit408d1dac9e23250c0e485bbf934771f769b717c1 (patch)
tree984d2a88f61cb8e09cf3a42803dc40fa7c3edb61 /src/mainboard/google
parentae863e2e25dba8ca80871551599fa79f7fac8e07 (diff)
downloadcoreboot-408d1dac9e23250c0e485bbf934771f769b717c1.tar.xz
mb/**/dsdt.asl: Remove outdated sleepstates.asl comment
Previously, each Intel chipset had its own sleepstates.asl file. However, this is no longer the case, so drop these comments. Change-Id: I50aba6e74f41e2fa498375b5eb6b7e993d06bcac Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37855 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-by: Wim Vervoorn <wvervoorn@eltan.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/auron/dsdt.asl1
-rw-r--r--src/mainboard/google/beltino/dsdt.asl1
-rw-r--r--src/mainboard/google/butterfly/dsdt.asl1
-rw-r--r--src/mainboard/google/cyan/dsdt.asl1
-rw-r--r--src/mainboard/google/dragonegg/dsdt.asl1
-rw-r--r--src/mainboard/google/drallion/dsdt.asl1
-rw-r--r--src/mainboard/google/eve/dsdt.asl1
-rw-r--r--src/mainboard/google/fizz/dsdt.asl1
-rw-r--r--src/mainboard/google/glados/dsdt.asl1
-rw-r--r--src/mainboard/google/hatch/dsdt.asl1
-rw-r--r--src/mainboard/google/jecht/dsdt.asl1
-rw-r--r--src/mainboard/google/link/dsdt.asl1
-rw-r--r--src/mainboard/google/octopus/dsdt.asl1
-rw-r--r--src/mainboard/google/parrot/dsdt.asl1
-rw-r--r--src/mainboard/google/poppy/dsdt.asl1
-rw-r--r--src/mainboard/google/rambi/dsdt.asl1
-rw-r--r--src/mainboard/google/reef/dsdt.asl1
-rw-r--r--src/mainboard/google/sarien/dsdt.asl1
-rw-r--r--src/mainboard/google/slippy/dsdt.asl1
-rw-r--r--src/mainboard/google/stout/dsdt.asl1
20 files changed, 0 insertions, 20 deletions
diff --git a/src/mainboard/google/auron/dsdt.asl b/src/mainboard/google/auron/dsdt.asl
index b463214547..1936a3e041 100644
--- a/src/mainboard/google/auron/dsdt.asl
+++ b/src/mainboard/google/auron/dsdt.asl
@@ -49,7 +49,6 @@ DefinitionBlock(
// Chrome OS specific
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- // Chipset specific sleep states
#include <southbridge/intel/common/acpi/sleepstates.asl>
// Mainboard specific
diff --git a/src/mainboard/google/beltino/dsdt.asl b/src/mainboard/google/beltino/dsdt.asl
index 447ea02150..79981254b8 100644
--- a/src/mainboard/google/beltino/dsdt.asl
+++ b/src/mainboard/google/beltino/dsdt.asl
@@ -51,6 +51,5 @@ DefinitionBlock(
// Chrome OS specific
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- // Chipset specific sleep states
#include <southbridge/intel/common/acpi/sleepstates.asl>
}
diff --git a/src/mainboard/google/butterfly/dsdt.asl b/src/mainboard/google/butterfly/dsdt.asl
index ad9b77b5f7..b7a8cdfd41 100644
--- a/src/mainboard/google/butterfly/dsdt.asl
+++ b/src/mainboard/google/butterfly/dsdt.asl
@@ -52,6 +52,5 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
}
diff --git a/src/mainboard/google/cyan/dsdt.asl b/src/mainboard/google/cyan/dsdt.asl
index 53a92e0a41..45aeeb4224 100644
--- a/src/mainboard/google/cyan/dsdt.asl
+++ b/src/mainboard/google/cyan/dsdt.asl
@@ -60,7 +60,6 @@ DefinitionBlock(
}
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
#include "acpi/mainboard.asl"
diff --git a/src/mainboard/google/dragonegg/dsdt.asl b/src/mainboard/google/dragonegg/dsdt.asl
index cb2ce64a78..24814da9f8 100644
--- a/src/mainboard/google/dragonegg/dsdt.asl
+++ b/src/mainboard/google/dragonegg/dsdt.asl
@@ -47,7 +47,6 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
#endif
- // Chipset specific sleep states
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Chrome OS Embedded Controller */
diff --git a/src/mainboard/google/drallion/dsdt.asl b/src/mainboard/google/drallion/dsdt.asl
index 92470a925b..78c6c16a33 100644
--- a/src/mainboard/google/drallion/dsdt.asl
+++ b/src/mainboard/google/drallion/dsdt.asl
@@ -52,7 +52,6 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/amac.asl>
#endif
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Low power idle table */
diff --git a/src/mainboard/google/eve/dsdt.asl b/src/mainboard/google/eve/dsdt.asl
index 90463c85aa..5615e43e54 100644
--- a/src/mainboard/google/eve/dsdt.asl
+++ b/src/mainboard/google/eve/dsdt.asl
@@ -46,7 +46,6 @@ DefinitionBlock(
/* Chrome OS specific */
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Chrome OS Embedded Controller */
diff --git a/src/mainboard/google/fizz/dsdt.asl b/src/mainboard/google/fizz/dsdt.asl
index 613fe31b26..b847df6b97 100644
--- a/src/mainboard/google/fizz/dsdt.asl
+++ b/src/mainboard/google/fizz/dsdt.asl
@@ -46,7 +46,6 @@ DefinitionBlock(
/* Chrome OS specific */
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Chrome OS Embedded Controller */
diff --git a/src/mainboard/google/glados/dsdt.asl b/src/mainboard/google/glados/dsdt.asl
index 06209e4141..fbb2371449 100644
--- a/src/mainboard/google/glados/dsdt.asl
+++ b/src/mainboard/google/glados/dsdt.asl
@@ -47,7 +47,6 @@ DefinitionBlock(
// Chrome OS specific
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- // Chipset specific sleep states
#include <southbridge/intel/common/acpi/sleepstates.asl>
// Mainboard specific
diff --git a/src/mainboard/google/hatch/dsdt.asl b/src/mainboard/google/hatch/dsdt.asl
index 8807191fcb..1a0ff68212 100644
--- a/src/mainboard/google/hatch/dsdt.asl
+++ b/src/mainboard/google/hatch/dsdt.asl
@@ -47,7 +47,6 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
#endif
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Low power idle table */
diff --git a/src/mainboard/google/jecht/dsdt.asl b/src/mainboard/google/jecht/dsdt.asl
index 1cd2bd3e57..66e66eb316 100644
--- a/src/mainboard/google/jecht/dsdt.asl
+++ b/src/mainboard/google/jecht/dsdt.asl
@@ -50,7 +50,6 @@ DefinitionBlock(
// Chrome OS specific
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- // Chipset specific sleep states
#include <southbridge/intel/common/acpi/sleepstates.asl>
// Mainboard specific
diff --git a/src/mainboard/google/link/dsdt.asl b/src/mainboard/google/link/dsdt.asl
index b39631909e..a7e60f39cd 100644
--- a/src/mainboard/google/link/dsdt.asl
+++ b/src/mainboard/google/link/dsdt.asl
@@ -53,6 +53,5 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
}
diff --git a/src/mainboard/google/octopus/dsdt.asl b/src/mainboard/google/octopus/dsdt.asl
index 2b6c33f667..b19390913b 100644
--- a/src/mainboard/google/octopus/dsdt.asl
+++ b/src/mainboard/google/octopus/dsdt.asl
@@ -44,7 +44,6 @@ DefinitionBlock(
/* Chrome OS specific */
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Chrome OS Embedded Controller */
diff --git a/src/mainboard/google/parrot/dsdt.asl b/src/mainboard/google/parrot/dsdt.asl
index a7623265c7..f03d010fc9 100644
--- a/src/mainboard/google/parrot/dsdt.asl
+++ b/src/mainboard/google/parrot/dsdt.asl
@@ -53,6 +53,5 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
}
diff --git a/src/mainboard/google/poppy/dsdt.asl b/src/mainboard/google/poppy/dsdt.asl
index ce2f8fc43d..bf8d221832 100644
--- a/src/mainboard/google/poppy/dsdt.asl
+++ b/src/mainboard/google/poppy/dsdt.asl
@@ -53,7 +53,6 @@ DefinitionBlock(
/* Chrome OS specific */
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Chrome OS Embedded Controller */
diff --git a/src/mainboard/google/rambi/dsdt.asl b/src/mainboard/google/rambi/dsdt.asl
index ed57e43131..8adde36cd2 100644
--- a/src/mainboard/google/rambi/dsdt.asl
+++ b/src/mainboard/google/rambi/dsdt.asl
@@ -46,7 +46,6 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
#include "acpi/mainboard.asl"
diff --git a/src/mainboard/google/reef/dsdt.asl b/src/mainboard/google/reef/dsdt.asl
index 29b816586c..6de58d85c8 100644
--- a/src/mainboard/google/reef/dsdt.asl
+++ b/src/mainboard/google/reef/dsdt.asl
@@ -44,7 +44,6 @@ DefinitionBlock(
/* Chrome OS specific */
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Chrome OS Embedded Controller */
diff --git a/src/mainboard/google/sarien/dsdt.asl b/src/mainboard/google/sarien/dsdt.asl
index 99a8627853..a809b75e01 100644
--- a/src/mainboard/google/sarien/dsdt.asl
+++ b/src/mainboard/google/sarien/dsdt.asl
@@ -52,7 +52,6 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/amac.asl>
#endif
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
/* Low power idle table */
diff --git a/src/mainboard/google/slippy/dsdt.asl b/src/mainboard/google/slippy/dsdt.asl
index 9881a5ff8c..010467965e 100644
--- a/src/mainboard/google/slippy/dsdt.asl
+++ b/src/mainboard/google/slippy/dsdt.asl
@@ -62,6 +62,5 @@ DefinitionBlock(
// Chrome OS specific
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- // Chipset specific sleep states
#include <southbridge/intel/common/acpi/sleepstates.asl>
}
diff --git a/src/mainboard/google/stout/dsdt.asl b/src/mainboard/google/stout/dsdt.asl
index a62fed2380..b89766e62d 100644
--- a/src/mainboard/google/stout/dsdt.asl
+++ b/src/mainboard/google/stout/dsdt.asl
@@ -53,6 +53,5 @@ DefinitionBlock(
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
#include <southbridge/intel/common/acpi/sleepstates.asl>
}