summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
authorRajat Jain <rajatja@google.com>2020-02-26 21:10:54 -0800
committerPatrick Georgi <pgeorgi@google.com>2020-03-02 11:42:16 +0000
commit68cd0d0b2cbc5dbfab25f204122986d64996d166 (patch)
tree0308af37a0adb460e6b25cdf2fd7afb7d534e046 /src/mainboard/google
parent7ef06b0234706455d4f24375a9389d718e34dbbb (diff)
downloadcoreboot-68cd0d0b2cbc5dbfab25f204122986d64996d166.tar.xz
mb/google/hatch/var/jinlon: Enable gfx/generic driver
Enable the GFX device for Jinlon. Change-Id: I6ba90bf464e315ec364b6f35e7670924a2aba25a Signed-off-by: Rajat Jain <rajatja@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39155 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mathew King <mathewk@chromium.org>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/hatch/Kconfig.name1
-rw-r--r--src/mainboard/google/hatch/variants/jinlon/overridetree.cb11
2 files changed, 12 insertions, 0 deletions
diff --git a/src/mainboard/google/hatch/Kconfig.name b/src/mainboard/google/hatch/Kconfig.name
index 2427b12bf4..fc3a66e92e 100644
--- a/src/mainboard/google/hatch/Kconfig.name
+++ b/src/mainboard/google/hatch/Kconfig.name
@@ -19,6 +19,7 @@ config BOARD_GOOGLE_JINLON
bool "-> Jinlon"
select BOARD_GOOGLE_BASEBOARD_HATCH
select BOARD_ROMSIZE_KB_16384
+ select DRIVERS_GFX_GENERIC
config BOARD_GOOGLE_KOHAKU
bool "-> Kohaku"
diff --git a/src/mainboard/google/hatch/variants/jinlon/overridetree.cb b/src/mainboard/google/hatch/variants/jinlon/overridetree.cb
index f3f6c3b949..f7ca7d5c39 100644
--- a/src/mainboard/google/hatch/variants/jinlon/overridetree.cb
+++ b/src/mainboard/google/hatch/variants/jinlon/overridetree.cb
@@ -65,6 +65,17 @@ chip soc/intel/cannonlake
register "ScsEmmcHs400Enabled" = "1"
device domain 0 on
+ device pci 02.0 on
+ chip drivers/gfx/generic
+ register "device_count" = "1"
+ register "device[0].name" = ""LCD""
+ # Internal panel on the first port of the graphics chip
+ register "device[0].addr" = "0x80010400"
+ register "device[0].privacy.enabled" = "1"
+ register "device[0].privacy.gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_E0)"
+ device generic 0 on end
+ end
+ end # Integrated Graphics Device
device pci 15.0 on
chip drivers/i2c/generic
register "hid" = ""ELAN0000""