summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2015-05-27 21:07:09 +0200
committerVladimir Serbinenko <phcoder@gmail.com>2015-05-28 11:19:21 +0200
commit5477dca22323c7067455a22d6d0a8d06c40c4191 (patch)
tree5269812dc717df2ebba18fab9f17f9461ec6432e /src/mainboard/google
parent6f163a64c93356ba116be932d1c16eba3d40285e (diff)
downloadcoreboot-5477dca22323c7067455a22d6d0a8d06c40c4191.tar.xz
intel: Remove pstate_coord_type.
Not used anywhere. Change-Id: I9bab092d285aaebdf9283ba08e23197f9785b3a6 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/10329 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Nicolas Reinecke <nr@das-labor.org>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/butterfly/devicetree.cb3
-rw-r--r--src/mainboard/google/link/devicetree.cb3
-rw-r--r--src/mainboard/google/parrot/devicetree.cb3
-rw-r--r--src/mainboard/google/stout/devicetree.cb3
4 files changed, 0 insertions, 12 deletions
diff --git a/src/mainboard/google/butterfly/devicetree.cb b/src/mainboard/google/butterfly/devicetree.cb
index 47d6a10efc..9b44fe8a19 100644
--- a/src/mainboard/google/butterfly/devicetree.cb
+++ b/src/mainboard/google/butterfly/devicetree.cb
@@ -25,9 +25,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip
device lapic 0xACAC off end
- # Coordinate with HW_ALL
- register "pstate_coord_type" = "0xfe"
-
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
diff --git a/src/mainboard/google/link/devicetree.cb b/src/mainboard/google/link/devicetree.cb
index 382a8c4d9f..5ac8d6b4b1 100644
--- a/src/mainboard/google/link/devicetree.cb
+++ b/src/mainboard/google/link/devicetree.cb
@@ -26,9 +26,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip
device lapic 0xACAC off end
- # Coordinate with HW_ALL
- register "pstate_coord_type" = "0xfe"
-
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
diff --git a/src/mainboard/google/parrot/devicetree.cb b/src/mainboard/google/parrot/devicetree.cb
index 034309fb95..0a54566cf6 100644
--- a/src/mainboard/google/parrot/devicetree.cb
+++ b/src/mainboard/google/parrot/devicetree.cb
@@ -26,9 +26,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip
device lapic 0xACAC off end
- # Coordinate with HW_ALL
- register "pstate_coord_type" = "0xfe"
-
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
diff --git a/src/mainboard/google/stout/devicetree.cb b/src/mainboard/google/stout/devicetree.cb
index cd33cd76dc..1992664944 100644
--- a/src/mainboard/google/stout/devicetree.cb
+++ b/src/mainboard/google/stout/devicetree.cb
@@ -22,9 +22,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip
device lapic 0xACAC off end
- # Coordinate with HW_ALL
- register "pstate_coord_type" = "0xfe"
-
register "tcc_offset" = "5" # TCC of 95C
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)