summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
authorStefan Reinauer <reinauer@chromium.org>2013-02-12 15:20:54 -0800
committerRonald G. Minnich <rminnich@gmail.com>2013-02-14 07:07:20 +0100
commit0aa37c488bf785466e0db9897805ebf287af48eb (patch)
treebbbdb3fd2cd6e9972d44df79e5c1232ba1928111 /src/mainboard/google
parent398e84c71a15b7db8c631bb5b17d1a1a60c91128 (diff)
downloadcoreboot-0aa37c488bf785466e0db9897805ebf287af48eb.tar.xz
sconfig: rename lapic_cluster -> cpu_cluster
The name lapic_cluster is a bit misleading, since the construct is not local APIC specific by concept. As implementations and hardware change, be more generic about our naming. This will allow us to support non-x86 systems without adding new keywords. Change-Id: Icd7f5fcf6f54d242eabb5e14ee151eec8d6cceb1 Signed-off-by: Stefan Reinauer <reinauer@google.com> Signed-off-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: http://review.coreboot.org/2377 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/butterfly/devicetree.cb2
-rw-r--r--src/mainboard/google/parrot/devicetree.cb2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/google/butterfly/devicetree.cb b/src/mainboard/google/butterfly/devicetree.cb
index 6ab0f6fb98..ca8118abab 100644
--- a/src/mainboard/google/butterfly/devicetree.cb
+++ b/src/mainboard/google/butterfly/devicetree.cb
@@ -12,7 +12,7 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
- device lapic_cluster 0 on
+ device cpu_cluster 0 on
chip cpu/intel/socket_rPGA989
device lapic 0 on end
end
diff --git a/src/mainboard/google/parrot/devicetree.cb b/src/mainboard/google/parrot/devicetree.cb
index 0b18613b31..cd65fbf9a4 100644
--- a/src/mainboard/google/parrot/devicetree.cb
+++ b/src/mainboard/google/parrot/devicetree.cb
@@ -15,7 +15,7 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x000001d4"
register "gpu_pch_backlight" = "0x03aa0000"
- device lapic_cluster 0 on
+ device cpu_cluster 0 on
chip cpu/intel/socket_rPGA989
device lapic 0 on end
end