summaryrefslogtreecommitdiff
path: root/src/mainboard/hp/dl145_g1
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2015-02-05 15:48:38 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-06-05 10:17:35 +0200
commit7748ee5ee188bf6b3846501b32a9ae82ccb8e853 (patch)
treeb795bbb255aeb0345f744fce4a41a0d433c0f01b /src/mainboard/hp/dl145_g1
parent98a915e2621df4885ba42f09502775f1f4a288b4 (diff)
downloadcoreboot-7748ee5ee188bf6b3846501b32a9ae82ccb8e853.tar.xz
AMD K8 fam10: Refactor Kconfig SB_HT_CHAIN_ON_BUS0
If SB_HT_CHAIN_ON_BUS0 is selected, HyperTransport chain for System Bus is the first to scan and it will be assigned with bus number 0. If HT_CHAIN_DISTRIBUTE is selected, each link will reserve a fixed range of bus numbers instead of assigning consecutive numbers across all the links. All fam10 have SB_HT_CHAIN_ON_BUS0 selected under northbridge. Follow-up can easily drop this if we find this is dictated by architecture. Change-Id: I8deddcb4c3fd679b6b27e2879d9dba3895c4dd6f Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8366 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com> Reviewed-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Diffstat (limited to 'src/mainboard/hp/dl145_g1')
-rw-r--r--src/mainboard/hp/dl145_g1/Kconfig5
1 files changed, 1 insertions, 4 deletions
diff --git a/src/mainboard/hp/dl145_g1/Kconfig b/src/mainboard/hp/dl145_g1/Kconfig
index 0c6d6428f1..74ce0e726c 100644
--- a/src/mainboard/hp/dl145_g1/Kconfig
+++ b/src/mainboard/hp/dl145_g1/Kconfig
@@ -6,6 +6,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select NORTHBRIDGE_AMD_AMDK8
select SOUTHBRIDGE_AMD_AMD8131
select SOUTHBRIDGE_AMD_AMD8111
+ select HT_CHAIN_DISTRIBUTE
select SUPERIO_WINBOND_W83627HF
select HAVE_HARD_RESET
select HAVE_OPTION_TABLE
@@ -28,10 +29,6 @@ config APIC_ID_OFFSET
hex
default 0x0
-config SB_HT_CHAIN_ON_BUS0
- int
- default 2
-
config MAINBOARD_PART_NUMBER
string
default "ProLiant DL145 G1"