diff options
author | Martin Roth <martinroth@google.com> | 2017-06-24 21:53:37 -0600 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2017-07-06 00:19:56 +0000 |
commit | 356b519049e6d40e15b2e4a85cae654e2e8df8ba (patch) | |
tree | 734c42399af1d7ee2f25588e2bd962922e514f0a /src/mainboard/hp/dl145_g3/romstage.c | |
parent | f95911ad3765c0f94db241b0c95a6c0a8c608077 (diff) | |
download | coreboot-356b519049e6d40e15b2e4a85cae654e2e8df8ba.tar.xz |
mainboard/[g-l]: add IS_ENABLED() around Kconfig symbol references
Change-Id: I1f906c8c465108017bc4d08534653233078ef32d
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/20343
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/hp/dl145_g3/romstage.c')
-rw-r--r-- | src/mainboard/hp/dl145_g3/romstage.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/hp/dl145_g3/romstage.c b/src/mainboard/hp/dl145_g3/romstage.c index 0dcc6e5ea7..ef6890dbb6 100644 --- a/src/mainboard/hp/dl145_g3/romstage.c +++ b/src/mainboard/hp/dl145_g3/romstage.c @@ -152,7 +152,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) setup_coherent_ht_domain(); wait_all_core0_started(); -#if CONFIG_LOGICAL_CPUS +#if IS_ENABLED(CONFIG_LOGICAL_CPUS) // It is said that we should start core1 after all core0 launched /* becase optimize_link_coherent_ht is moved out from setup_coherent_ht_domain, * So here need to make sure last core0 is started, esp for two way system, @@ -166,7 +166,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) ht_setup_chains_x(sysinfo); // it will init sblnk and sbbusn, nodes, sbdn bcm5785_early_setup(); -#if CONFIG_SET_FIDVID +#if IS_ENABLED(CONFIG_SET_FIDVID) { msr_t msr; msr = rdmsr(0xc0010042); |