summaryrefslogtreecommitdiff
path: root/src/mainboard/ibase
diff options
context:
space:
mode:
authorNico Huber <nico.huber@secunet.com>2019-02-27 14:23:18 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-02-28 13:47:54 +0000
commit4829af17e3171da803532e9757100cc9f70d70ec (patch)
tree1d27d26c975a9e5670c6270e482a343d4c42d112 /src/mainboard/ibase
parent620e0f3f22059eae2c7ce0d272a3eca47a6c1de5 (diff)
downloadcoreboot-4829af17e3171da803532e9757100cc9f70d70ec.tar.xz
cpu/intel: Rename socket_mFCPGA478 to socket_m
The name was wrong. mFCPGA478 is actually a pseudonym for mPGA478MN, the successor of the socket that was meant. The official name of this socket is mPGA478MT. But "Socket M" is much easier to distinguish. Change-Id: I4efeaca69acddfcdc5e957b0b521544314d46eeb Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/c/31642 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/ibase')
-rw-r--r--src/mainboard/ibase/mb899/Kconfig2
-rw-r--r--src/mainboard/ibase/mb899/devicetree.cb2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/ibase/mb899/Kconfig b/src/mainboard/ibase/mb899/Kconfig
index ba510fada8..621395daac 100644
--- a/src/mainboard/ibase/mb899/Kconfig
+++ b/src/mainboard/ibase/mb899/Kconfig
@@ -2,7 +2,7 @@ if BOARD_IBASE_MB899
config BOARD_SPECIFIC_OPTIONS
def_bool y
- select CPU_INTEL_SOCKET_MFCPGA478
+ select CPU_INTEL_SOCKET_M
select NORTHBRIDGE_INTEL_I945
select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
select CHECK_SLFRCS_ON_RESUME
diff --git a/src/mainboard/ibase/mb899/devicetree.cb b/src/mainboard/ibase/mb899/devicetree.cb
index 3544c96739..f81a68b711 100644
--- a/src/mainboard/ibase/mb899/devicetree.cb
+++ b/src/mainboard/ibase/mb899/devicetree.cb
@@ -4,7 +4,7 @@ chip northbridge/intel/i945
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
device cpu_cluster 0 on
- chip cpu/intel/socket_mFCPGA478
+ chip cpu/intel/socket_m
device lapic 0 on end
end
end