summaryrefslogtreecommitdiff
path: root/src/mainboard/iei/pcisa-lx-800-r10
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2008-11-28 12:09:17 +0000
committerPatrick Georgi <patrick.georgi@coresystems.de>2008-11-28 12:09:17 +0000
commit4ed326be5d7dec9ee16190847ea0b9f42117fe1a (patch)
tree8c1f2b5c5d87d2a27445024cb1bdfefd93b62616 /src/mainboard/iei/pcisa-lx-800-r10
parent38bee3c8b6ca49031b30e3a8f974fe0690560de3 (diff)
downloadcoreboot-4ed326be5d7dec9ee16190847ea0b9f42117fe1a.tar.xz
This patch from Ralf Grosse Boerger makes debugging more comfortable.
With this patch it's possible to - determine the according source code line for each asm statement (objdump -dS) - determine the source code file for each asm statement (objdump -ddl) This isn't exactly trivial because cache_as_ram_auto.c gets compiled to assembly and converted by a perl script afterwards. This patch solves the problem - by extending cache_as_ram_auto.inc with debug information and line numbers - by correcting the perl calls (".text" --> "\.text") - by creating a disassembly with source code and line numbers. (ctr0.disasm and coreboot.disasm) There's one minor downside to the patch: A complete abuild run takes up around 1.6G instead of about 700MB now. But I'm sure this is quite reasonable for the benefits. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Please commit while this is being worked out. Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3778 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/iei/pcisa-lx-800-r10')
-rw-r--r--src/mainboard/iei/pcisa-lx-800-r10/Config.lb6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mainboard/iei/pcisa-lx-800-r10/Config.lb b/src/mainboard/iei/pcisa-lx-800-r10/Config.lb
index 87aa03d741..4aa694ef8c 100644
--- a/src/mainboard/iei/pcisa-lx-800-r10/Config.lb
+++ b/src/mainboard/iei/pcisa-lx-800-r10/Config.lb
@@ -40,9 +40,9 @@ if USE_DCACHE_RAM
makerule ./cache_as_ram_auto.inc
# depends "$(MAINBOARD)/cache_as_ram_auto.c option_table.h"
depends "$(MAINBOARD)/cache_as_ram_auto.c"
- action "$(CC) $(DISTRO_CFLAGS) -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/cache_as_ram_auto.c -Os -nostdinc -nostdlib -fno-builtin -Wall -c -S -o $@"
- action "perl -e 's/.rodata/.rom.data/g' -pi $@"
- action "perl -e 's/.text/.section .rom.text/g' -pi $@"
+ action "$(CC) $(DISTRO_CFLAGS) -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/cache_as_ram_auto.c -Os -nostdinc -nostdlib -fno-builtin -Wall -g -dA -fverbose-asm -c -S -o $@"
+ action "perl -e 's/\.rodata/.rom.data/g' -pi $@"
+ action "perl -e 's/\.text/.section .rom.text/g' -pi $@"
end
end
mainboardinit cpu/x86/16bit/entry16.inc