diff options
author | Andrey Petrov <andrey.petrov@intel.com> | 2016-09-22 18:13:24 -0700 |
---|---|---|
committer | Aaron Durbin <adurbin@chromium.org> | 2016-09-24 04:24:54 +0200 |
commit | c2586db7909303d1b36b7f5fbf7ccde916d6a944 (patch) | |
tree | 935bfc2a3b5794c878600cd23764fd80eec984e8 /src/mainboard/intel/amenia/bootblock.c | |
parent | d4c89e40c0d12b6e32daea31e4113801c6b855b2 (diff) | |
download | coreboot-c2586db7909303d1b36b7f5fbf7ccde916d6a944.tar.xz |
intel/amenia: Remove Amenia mainboard
The mainboard is not being worked on anymore, not available outside of
Intel and thus has litle practical use. Remove mainboard code completely.
Change-Id: Ic2c7ea3810ee70afc01a42786f8ccba9313134e4
Signed-off-by: Andrey Petrov <andrey.petrov@intel.com>
Reviewed-on: https://review.coreboot.org/16725
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/intel/amenia/bootblock.c')
-rw-r--r-- | src/mainboard/intel/amenia/bootblock.c | 31 |
1 files changed, 0 insertions, 31 deletions
diff --git a/src/mainboard/intel/amenia/bootblock.c b/src/mainboard/intel/amenia/bootblock.c deleted file mode 100644 index c483d777c7..0000000000 --- a/src/mainboard/intel/amenia/bootblock.c +++ /dev/null @@ -1,31 +0,0 @@ -/* - * This file is part of the coreboot project. - * - * Copyright (C) 2016 Intel Corp. - * (Written by Alexandru Gagniuc <alexandrux.gagniuc@intel.com> for Intel Corp.) - * - * This program is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; either version 2 of the License, or - * (at your option) any later version. - * - * This program is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - */ - -#include <bootblock_common.h> -#include <soc/lpc.h> - -void bootblock_mainboard_init(void) -{ - /* Configure pads so that our signals make it out of the SOC. */ - lpc_configure_pads(); - - /* Ports 62/66, 60/64, and 200->208 are needed by ChromeEC */ - lpc_enable_fixed_io_ranges(IOE_EC_62_66 | IOE_KBC_60_64 | IOE_LGE_200); - - /* Ports 800 -> 9ff are used by ChromeEC. */ - lpc_open_pmio_window(0x800, 0x200); -} |