summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/baskingridge/chromeos.c
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2015-10-16 13:58:11 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-10-27 15:20:36 +0100
commitfe8666691340e30d5744b1bc942abd42be6ffe2a (patch)
tree2f3dcf2e668f3a1c508fa6666c03e9ca91e8c56a /src/mainboard/intel/baskingridge/chromeos.c
parent4f1fe47178bc7f9685b9316432e99d7e18aa039a (diff)
downloadcoreboot-fe8666691340e30d5744b1bc942abd42be6ffe2a.tar.xz
intel/skylake: Clean up USB configuration in devicetree
Instead of having many different arrays for USB configuration, with each array containing one bit of information, have one array containing all the information for each port. This way we can put the basic tuning parameters into a structure and then define structures for the basic supported configurations. The existing port definitions are taken from the Skylake HSIO tuning guide. BUG=chrome-os-partner:40635 BRANCH=none TEST=build and boot on glados, verify USB functionality in all ports. Change-Id: I5873dee011ae9e250b6654c73a7bd5c17681095b Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 864040412b2d2923d3acbfca8055724887c58506 Original-Change-Id: Id518b1086abbe4a8c25d77fd4efc2d0de856bd5f Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/306734 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/12163 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/intel/baskingridge/chromeos.c')
0 files changed, 0 insertions, 0 deletions