diff options
author | praveen hodagatta pranesh <praveenx.hodagatta.pranesh@intel.com> | 2018-09-28 22:31:49 +0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2018-10-17 12:09:35 +0000 |
commit | da5491a626955480ae07f5cb944d8aff66a172d0 (patch) | |
tree | 2068b035133e7ff3174a4f8c3cbe80863463aa38 /src/mainboard/intel/coffeelake_rvp/Kconfig | |
parent | 92433c287862d2b4484de812ab4505c794ddcc5c (diff) | |
download | coreboot-da5491a626955480ae07f5cb944d8aff66a172d0.tar.xz |
mb/intel/coffeelake_rvp: Add support for new coffee lake RVP8
- Add new mainboard variant coffee lake RVP8, which is CRB for
coffee lake-s processor, support U-DIMM DDR4 memory module.
- Modify cfl_h devicetree to enable IO devices, configure PCIE root
port clock source, usb over current pin as per board schematics.
- Select cannonlake PCH-H chipset config for both cfl_h & cfl_s.
- Add GPIO table as per board schematics.
BUG= None
TEST= Build and flash, confirm boot into yocoto & windows OS on both
cfl RVP11 & RVP8 platform. verified PCI, USB, ethernet, SATA,
display, power functionalities.
Change-Id: Iabd32eb43ee8e6b1a3993ba4e083a80c62485b14
Signed-off-by: praveen hodagatta pranesh <praveenx.hodagatta.pranesh@intel.com>
Reviewed-on: https://review.coreboot.org/29066
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/coffeelake_rvp/Kconfig')
-rw-r--r-- | src/mainboard/intel/coffeelake_rvp/Kconfig | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/src/mainboard/intel/coffeelake_rvp/Kconfig b/src/mainboard/intel/coffeelake_rvp/Kconfig index 311f6d119a..83ab9c5509 100644 --- a/src/mainboard/intel/coffeelake_rvp/Kconfig +++ b/src/mainboard/intel/coffeelake_rvp/Kconfig @@ -1,4 +1,4 @@ -if BOARD_INTEL_COFFEELAKE_RVP11 || BOARD_INTEL_COFFEELAKE_RVPU || BOARD_INTEL_WHISKEYLAKE_RVP +if BOARD_INTEL_COFFEELAKE_RVP11 || BOARD_INTEL_COFFEELAKE_RVPU || BOARD_INTEL_WHISKEYLAKE_RVP || BOARD_INTEL_COFFEELAKE_RVP8 config BOARD_SPECIFIC_OPTIONS def_bool y @@ -13,6 +13,7 @@ config BOARD_SPECIFIC_OPTIONS select DRIVERS_I2C_GENERIC select SOC_INTEL_COFFEELAKE select SOC_INTEL_CANNONLAKE_MEMCFG_INIT + select SOC_INTEL_CANNONLAKE_PCH_H if BOARD_INTEL_COFFEELAKE_RVP11 || BOARD_INTEL_COFFEELAKE_RVP8 config MAINBOARD_DIR string @@ -23,6 +24,7 @@ config VARIANT_DIR default "cfl_u" if BOARD_INTEL_COFFEELAKE_RVPU default "cfl_h" if BOARD_INTEL_COFFEELAKE_RVP11 default "whl_u" if BOARD_INTEL_WHISKEYLAKE_RVP + default "cfl_s" if BOARD_INTEL_COFFEELAKE_RVP8 config MAINBOARD_PART_NUMBER string @@ -38,6 +40,7 @@ config MAINBOARD_FAMILY config MAX_CPUS int + default 12 if BOARD_INTEL_COFFEELAKE_RVP11 || BOARD_INTEL_COFFEELAKE_RVP8 default 8 config DEVICETREE |