summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/dcp847ske
diff options
context:
space:
mode:
authorJitao Shi <jitao.shi@mediatek.com>2021-02-01 13:21:45 +0800
committerHung-Te Lin <hungte@chromium.org>2021-03-27 10:03:41 +0000
commit927fa6d04c0c4f61140bd680c1bd8e06191ea407 (patch)
treeb0bbdae81b673e5d7b927d5c10018356e684726e /src/mainboard/intel/dcp847ske
parent7de5677643294ae021f7012e45dce416639224b2 (diff)
downloadcoreboot-927fa6d04c0c4f61140bd680c1bd8e06191ea407.tar.xz
soc/mediatek: Adjust hsa, hbp, hfp packets for MIPI_DSI_MODE_LINE_END
ANX7625 requires the line packets to end at the same time. Otherwise, the display will be shifted. BUG=b:173603645 BRANCH=kukui TEST=Display is normal on Jacuzzi Signed-off-by: Jitao Shi <jitao.shi@mediatek.com> Change-Id: I5949de1a9a1947fa188233787166a478b1de68b5 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51434 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/mainboard/intel/dcp847ske')
0 files changed, 0 insertions, 0 deletions