summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/dg41wv/devicetree.cb
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-01-10 23:13:11 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-06-06 10:38:22 +0000
commit5eb81bed2ea503aaf910430da492ed75d27ef94f (patch)
tree562c5611149b81c7b81d96c242feff2fe3dede78 /src/mainboard/intel/dg41wv/devicetree.cb
parentfefe7afeb0abb9d779f1e3b025dde6e1164dac9d (diff)
downloadcoreboot-5eb81bed2ea503aaf910430da492ed75d27ef94f.tar.xz
sb/intel/i82801gx: Detect if the southbridge supports AHCI
This automatically detects whether the southbridge supports AHCI. If AHCI support is selected it will be used unless "sata_no_ahci" is set in the devicetree to override the behavior. Change-Id: I8d9f4e63ae8b2862c422938f3103c44e761bcda4 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/30822 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/mainboard/intel/dg41wv/devicetree.cb')
-rw-r--r--src/mainboard/intel/dg41wv/devicetree.cb1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/intel/dg41wv/devicetree.cb b/src/mainboard/intel/dg41wv/devicetree.cb
index be28763a00..295fbc4f38 100644
--- a/src/mainboard/intel/dg41wv/devicetree.cb
+++ b/src/mainboard/intel/dg41wv/devicetree.cb
@@ -63,7 +63,6 @@ chip northbridge/intel/x4x # Northbridge
register "gpi15_routing" = "2"
register "ide_enable_primary" = "0x1"
- register "sata_ahci" = "0x0" # AHCI not supported on this ICH7 variant
register "gpe0_en" = "0x440"
device pci 1b.0 on # Audio