summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/dg43gt/acpi
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-06-30 10:53:55 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-07-03 09:24:18 +0000
commit4f2b558aad76b02b71ec7ff42c69977e0b13fa07 (patch)
treeae81340420a54356b9ee477eaaeabf5976bdb46f /src/mainboard/intel/dg43gt/acpi
parentab96ce66593eb215bf08cb1a1d3b2758c8ece7eb (diff)
downloadcoreboot-4f2b558aad76b02b71ec7ff42c69977e0b13fa07.tar.xz
mb/intel/dg43gt: Expose some SIO devices via ACPI
Change-Id: I0df578b98c5b346caa6f6df5fdabda28788e6b66 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/27298 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/mainboard/intel/dg43gt/acpi')
-rw-r--r--src/mainboard/intel/dg43gt/acpi/superio.asl28
1 files changed, 27 insertions, 1 deletions
diff --git a/src/mainboard/intel/dg43gt/acpi/superio.asl b/src/mainboard/intel/dg43gt/acpi/superio.asl
index 2997587d82..2fc3d8eee8 100644
--- a/src/mainboard/intel/dg43gt/acpi/superio.asl
+++ b/src/mainboard/intel/dg43gt/acpi/superio.asl
@@ -1 +1,27 @@
-/* dummy */
+/*
+ * This file is part of the coreboot project.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#undef SUPERIO_DEV
+#undef SUPERIO_PNP_BASE
+#undef W83627DHG_SHOW_UARTA
+#undef W83627DHG_SHOW_UARTB
+#undef W83627DHG_SHOW_KBC
+#undef W83627DHG_SHOW_PS2M
+#undef W83627DHG_SHOW_HWMON
+#define SUPERIO_DEV SIO0
+#define SUPERIO_PNP_BASE 0x2e
+#define W83627DHG_SHOW_UARTA
+#define W83627DHG_SHOW_KBC
+#define W83627DHG_SHOW_PS2M
+#define W83627DHG_SHOW_HWMON
+#include <superio/winbond/w83627dhg/acpi/superio.asl>