summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/emeraldlake2/ec.h
diff options
context:
space:
mode:
authorStefan Reinauer <stefan.reinauer@coreboot.org>2012-04-27 23:16:30 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2012-04-30 23:08:06 +0200
commit6651da3bcd51ad6ea918c21564eb505b76c8c7aa (patch)
tree7a10210115d4e600f7f6c16ddd6c61395acf8efb /src/mainboard/intel/emeraldlake2/ec.h
parentc31384e62c98baf2fb847d55bb31a82f492ce265 (diff)
downloadcoreboot-6651da3bcd51ad6ea918c21564eb505b76c8c7aa.tar.xz
Add support for Intel Emerald Lake 2 CRB
This adds support for Intel's Emerald Lake 2 board. Change-Id: Ifaeeac9d52fe655324ee29df5f7187b89b35f73a Signed-off-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/951 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/mainboard/intel/emeraldlake2/ec.h')
-rw-r--r--src/mainboard/intel/emeraldlake2/ec.h53
1 files changed, 53 insertions, 0 deletions
diff --git a/src/mainboard/intel/emeraldlake2/ec.h b/src/mainboard/intel/emeraldlake2/ec.h
new file mode 100644
index 0000000000..94a9a8987d
--- /dev/null
+++ b/src/mainboard/intel/emeraldlake2/ec.h
@@ -0,0 +1,53 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 The Chromium OS Authors. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef LUMPY_EC_H
+#define LUMPY_EC_H
+
+/* Commands */
+#define EC_SMI_ENABLE 0x74
+#define EC_SMI_DISABLE 0x75
+#define EC_ACPI_ENABLE 0x76 /* Enter ACPI mode */
+#define EC_ACPI_DISABLE 0x77 /* Exit ACPI mode */
+
+/* Commands with data */
+#define EC_AUX_PORT_MODE 0x64 /* PS/2 control mode */
+#define EC_AUX_PORT_MODE_ENABLE 0x00
+#define EC_AUX_PORT_MODE_DISABLE 0x01
+#define EC_POWER_BUTTON_MODE 0x63
+#define EC_POWER_BUTTON_MODE_OS 0x00 /* OS control, 8 second override */
+#define EC_POWER_BUTTON_MODE_EC 0x00 /* EC control */
+#define EC_BACKLIGHT_OFF 0x67 /* Turn Backlight Off */
+#define EC_BACKLIGHT_ON 0x68 /* Turn Backlight On */
+#define EC_BATTERY_MODE 0x13
+#define EC_BATTERY_MODE_NORMAL 0x00 /* Normal mode */
+#define EC_BATTERY_MODE_EXTEND 0x01 /* Battery Life Cycle Extension */
+
+/* EC RAM */
+#define EC_FAN_SPEED 0xca
+#define EC_FAN_SPEED_LEVEL_0 0x01 /* Level 0 is fastest */
+#define EC_FAN_SPEED_LEVEL_1 0x02 /* Level 1 is fast */
+#define EC_FAN_SPEED_LEVEL_2 0x04 /* Level 2 is slow */
+#define EC_FAN_SPEED_LEVEL_3 0x08 /* Level 3 is slowest */
+#define EC_FAN_SPEED_LEVEL_4 0x10 /* Level 4 is off */
+#define EC_FAN_SPEED_FLAG_OS 0x80 /* OS control of fan speed */
+
+extern void lumpy_ec_init(void);
+
+#endif // LUMPY_EC_H