diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2019-01-16 02:57:30 +0100 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-02-11 12:28:52 +0000 |
commit | 06e33226b3cfd2c642f769440b7d1b5191c99d6b (patch) | |
tree | 4b4f072335758951e06d997ec60782d8240069c7 /src/mainboard/intel/galileo/romstage.c | |
parent | b1c57d1bebb6dd516afa2e85a3f8082a6c77f8ec (diff) | |
download | coreboot-06e33226b3cfd2c642f769440b7d1b5191c99d6b.tar.xz |
mb/intel/galileo: Drop the FSP1.1 option
This board is EOL and has FSP2.0 support, so drop the older
version.
Change-Id: If5297e87c7a7422e1a129a2d8687fc86a5015a77
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/30946
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/intel/galileo/romstage.c')
-rw-r--r-- | src/mainboard/intel/galileo/romstage.c | 27 |
1 files changed, 1 insertions, 26 deletions
diff --git a/src/mainboard/intel/galileo/romstage.c b/src/mainboard/intel/galileo/romstage.c index baf9af37cb..7e06c94d05 100644 --- a/src/mainboard/intel/galileo/romstage.c +++ b/src/mainboard/intel/galileo/romstage.c @@ -1,26 +1 @@ -/* - * This file is part of the coreboot project. - * - * Copyright (C) 2013 Google Inc. - * Copyright (C) 2015-2016 Intel Corp. - * - * This program is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; version 2 of the License. - * - * This program is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - */ - -#if IS_ENABLED(CONFIG_PLATFORM_USES_FSP1_1) -#include <fsp/romstage.h> - -/* All FSP specific code goes in this block */ -void mainboard_romstage_entry(struct romstage_params *rp) -{ - /* Call back into chipset code with platform values updated. */ - romstage_common(rp); -} -#endif /* IS_ENABLED(CONFIG_PLATFORM_USES_FSP1_1) */ +/* Dummy */ |