diff options
author | Praveen hodagatta pranesh <praveenx.hodagatta.pranesh@intel.com> | 2019-01-10 18:23:58 +0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-01-16 11:57:24 +0000 |
commit | 0dbce4042f46475147db8a5d8cd211e1593e7043 (patch) | |
tree | 2ddc7d0b42851a2d2b500484da08c52f26337494 /src/mainboard/intel/kblrvp/romstage.c | |
parent | d6e00546a4cdce308a6a5480887ac03d94c3b826 (diff) | |
download | coreboot-0dbce4042f46475147db8a5d8cd211e1593e7043.tar.xz |
mb/intel/kblrvp: Fix unsigned val casting of smaller size
Signed-off-by: Praveen hodagatta pranesh <praveenx.hodagatta.pranesh@intel.com>
Change-Id: I519ed4b5b403622d6bb01ad0bdd04e01dedff7d8
Reviewed-on: https://review.coreboot.org/c/30794
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/mainboard/intel/kblrvp/romstage.c')
-rw-r--r-- | src/mainboard/intel/kblrvp/romstage.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/intel/kblrvp/romstage.c b/src/mainboard/intel/kblrvp/romstage.c index 69c10bb9a0..8e5ffcf955 100644 --- a/src/mainboard/intel/kblrvp/romstage.c +++ b/src/mainboard/intel/kblrvp/romstage.c @@ -31,8 +31,8 @@ void mainboard_memory_init_params(FSPM_UPD *mupd) { FSP_M_CONFIG *mem_cfg; mem_cfg = &mupd->FspmConfig; - u8 spd_index = get_spd_index(); - if ((int)spd_index < 0) + u8 spd_index; + if (get_spd_index(&spd_index) < 0) return; printk(BIOS_INFO, "SPD index %d\n", spd_index); |