summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/leafhill/mainboard.c
diff options
context:
space:
mode:
authorBrenton Dong <brenton.m.dong@intel.com>2017-01-04 16:39:43 -0700
committerMartin Roth <martinroth@google.com>2017-01-24 18:12:47 +0100
commitdcc0aa84fa20eaf8feefb21d1662d4716c64ad98 (patch)
tree47c981a0978a89335dbaaeab752046c91db6e7b1 /src/mainboard/intel/leafhill/mainboard.c
parentd37fa8d84dc368aa02fa28134f2b7a38d2e3cdf9 (diff)
downloadcoreboot-dcc0aa84fa20eaf8feefb21d1662d4716c64ad98.tar.xz
mainboard/intel/leafhill: initial leafhill board changes
This commit makes the initial changes to support the Intel Leaf Hill CRB with Apollo Lake silicon. Memory parameters and some GPIOs are set. The google/reef directory is used as a template, and the same IFWI stitching process as reef is used to generate a bootable image. Apollo Lake silicon requires a boot media region called IFWI which includes assets such as CSE firmware, PMC microcode, CPU microcode, and boot firmware. Change-Id: Id92f0458548e3054d86f5faa8152d58d902f4418 Signed-off-by: Brenton Dong <brenton.m.dong@intel.com> Reviewed-on: https://review.coreboot.org/18039 Tested-by: build bot (Jenkins) Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/mainboard/intel/leafhill/mainboard.c')
-rw-r--r--src/mainboard/intel/leafhill/mainboard.c100
1 files changed, 1 insertions, 99 deletions
diff --git a/src/mainboard/intel/leafhill/mainboard.c b/src/mainboard/intel/leafhill/mainboard.c
index 702269c135..f7a2ef1c99 100644
--- a/src/mainboard/intel/leafhill/mainboard.c
+++ b/src/mainboard/intel/leafhill/mainboard.c
@@ -13,111 +13,13 @@
* GNU General Public License for more details.
*/
-#include <arch/acpi.h>
-#include <baseboard/variants.h>
-#include <boardid.h>
-#include <console/console.h>
#include <device/device.h>
-#include <ec/ec.h>
-#include <gpio.h>
-#include <nhlt.h>
-#include <smbios.h>
-#include <soc/gpio.h>
-#include <soc/nhlt.h>
-#include <string.h>
-#include <vendorcode/google/chromeos/chromeos.h>
-#include <variant/ec.h>
-#include <variant/gpio.h>
static void mainboard_init(void *chip_info)
{
- int boardid;
- const struct pad_config *pads;
- size_t num;
-
- boardid = board_id();
- printk(BIOS_INFO, "Board ID: %d\n", boardid);
-
- pads = variant_gpio_table(&num);
- gpio_configure_pads(pads, num);
-
- mainboard_ec_init();
-}
-
-/*
- * There are 2 pins on reef-like boards that can be used for SKU'ing
- * board differences. They each have optional stuffing for a pullup and
- * a pulldown. This way we can generate 9 different values with the
- * 2 pins.
- */
-static int board_sku(void)
-{
- static int board_sku_num = -1;
- gpio_t board_sku_gpios[] = {
- [1] = GPIO_17, [0] = GPIO_16,
- };
- const size_t num = ARRAY_SIZE(board_sku_gpios);
-
- if (board_sku_num < 0)
- board_sku_num = gpio_base3_value(board_sku_gpios, num);
-
- return board_sku_num;
-}
-
-const char *smbios_mainboard_sku(void)
-{
- static char sku_str[5]; /* sku[0-8] */
-
- snprintf(sku_str, sizeof(sku_str), "sku%d", board_sku());
-
- return sku_str;
-}
-
-void __attribute__((weak)) variant_nhlt_oem_overrides(const char **oem_id,
- const char **oem_table_id,
- uint32_t *oem_revision)
-{
- *oem_id = "reef";
- *oem_table_id = CONFIG_VARIANT_DIR;
- *oem_revision = board_sku();
-}
-
-static unsigned long mainboard_write_acpi_tables(
- device_t device, unsigned long current, acpi_rsdp_t *rsdp)
-{
- uintptr_t start_addr;
- uintptr_t end_addr;
- struct nhlt *nhlt;
- const char *oem_id = NULL;
- const char *oem_table_id = NULL;
- uint32_t oem_revision = 0;
-
- start_addr = current;
-
- nhlt = nhlt_init();
-
- if (nhlt == NULL)
- return start_addr;
-
- variant_nhlt_init(nhlt);
- variant_nhlt_oem_overrides(&oem_id, &oem_table_id, &oem_revision);
-
- end_addr = nhlt_soc_serialize_oem_overrides(nhlt, start_addr,
- oem_id, oem_table_id, oem_revision);
-
- if (end_addr != start_addr)
- acpi_add_table(rsdp, (void *)start_addr);
-
- return end_addr;
-}
-
-static void mainboard_enable(device_t dev)
-{
- dev->ops->write_acpi_tables = mainboard_write_acpi_tables;
- dev->ops->acpi_inject_dsdt_generator = chromeos_dsdt_generator;
+ /* Nothing Here Yet */
}
struct chip_operations mainboard_ops = {
.init = mainboard_init,
- .enable_dev = mainboard_enable,
};