summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/mohonpeak/fadt.c
diff options
context:
space:
mode:
authorMartin Roth <gaumless@gmail.com>2014-05-21 14:23:12 -0600
committerMartin Roth <gaumless@gmail.com>2014-07-30 19:01:20 +0200
commit90957f885294527ff9342f56d2e07c5a23fb1ce2 (patch)
treed968870ab97604d3582267fabf546af915a21455 /src/mainboard/intel/mohonpeak/fadt.c
parent829c41da6cd9d8e9c9244c8c9ea2b181ea5ab930 (diff)
downloadcoreboot-90957f885294527ff9342f56d2e07c5a23fb1ce2.tar.xz
mainboard/intel: Add Mohon Peak CRB for Intel's atom c2000
Add the Mohon Peak CRB. Updates to come. Change-Id: I0a8496d502bab905c6f35eff9fcd7eda266831ed Signed-off-by: Martin Roth <gaumless@gmail.com> Reviewed-on: http://review.coreboot.org/6371 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/mainboard/intel/mohonpeak/fadt.c')
-rw-r--r--src/mainboard/intel/mohonpeak/fadt.c42
1 files changed, 42 insertions, 0 deletions
diff --git a/src/mainboard/intel/mohonpeak/fadt.c b/src/mainboard/intel/mohonpeak/fadt.c
new file mode 100644
index 0000000000..0aadac6077
--- /dev/null
+++ b/src/mainboard/intel/mohonpeak/fadt.c
@@ -0,0 +1,42 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Sage Electronic Engineering, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#include <device/device.h>
+#include <southbridge/intel/fsp_rangeley/soc.h>
+
+void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
+{
+ acpi_fill_in_fadt(fadt,facs,dsdt);
+
+#define PLATFORM_HAS_FADT_CUSTOMIZATIONS 0
+
+
+ /*
+ * Platform specific customizations go here.
+ * Update the #define above if customizations are added.
+ */
+
+
+#if PLATFORM_HAS_FADT_CUSTOMIZATIONS
+ header->checksum = 0;
+ header->checksum =
+ acpi_checksum((void *) fadt, sizeof(acpi_fadt_t));
+#endif
+
+}