summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/stargo2
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2017-09-17 13:36:19 +0530
committerAaron Durbin <adurbin@chromium.org>2017-09-22 15:31:09 +0000
commit82ef364f9a6eb1f6f175d52f12f7efc17185f9d7 (patch)
treed3762f36ae26f42271ee8d86a0f69774a304116c /src/mainboard/intel/stargo2
parent19dbffd010af7713156ccfeecd019a6e8eedefaf (diff)
downloadcoreboot-82ef364f9a6eb1f6f175d52f12f7efc17185f9d7.tar.xz
soc/intel/skylake: Refactor memory layout calculation
This patch split entire memory layout calculation into two parts. 1. Generic memory layout 2. SoC specific reserve memory layout. usable memory start = TOLUD - Generic memory size - - soc specific reserve memory size. Change-Id: I510d286ce5e0d8509ec31a65e971d5f19450364f Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/21537 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/intel/stargo2')
0 files changed, 0 insertions, 0 deletions