summaryrefslogtreecommitdiff
path: root/src/mainboard/intel
diff options
context:
space:
mode:
authorV Sowmya <v.sowmya@intel.com>2020-11-06 13:47:04 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-11-07 08:55:15 +0000
commit73caae977213b8d25616dcaa043259c7b2dc2a60 (patch)
tree7cc68401507ecaaf3a6f0ed118cfb93f5672aae0 /src/mainboard/intel
parent14e34fb10b52ddf078f45d6b5791b285a8d4eee1 (diff)
downloadcoreboot-73caae977213b8d25616dcaa043259c7b2dc2a60.tar.xz
mb/intel/adlrvp: Enable TCSS xDCI, TBT PCIe RP and DMA controllers
This patch enables TCSS xDCI, TBT PCIe root ports and DMA controllers for ADLRVP. BUG=b:170607415 TEST=Built and booted on ADLRVP. Change-Id: Iabd6cc7c589d1c20cde9d66c0a63e2cf16316b33 Signed-off-by: V Sowmya <v.sowmya@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47288 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel')
-rw-r--r--src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb14
1 files changed, 7 insertions, 7 deletions
diff --git a/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb b/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb
index ea75d5d161..44c324bcbb 100644
--- a/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb
+++ b/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb
@@ -173,17 +173,17 @@ chip soc/intel/alderlake
device pci 04.0 on end # DPTF
device pci 05.0 on end # IPU
device pci 06.0 on end # PEG60
- device pci 07.0 off end # TBT_PCIe0
- device pci 07.1 off end # TBT_PCIe1
- device pci 07.2 off end # TBT_PCIe2
- device pci 07.3 off end # TBT_PCIe3
+ device pci 07.0 on end # TBT_PCIe0
+ device pci 07.1 on end # TBT_PCIe1
+ device pci 07.2 on end # TBT_PCIe2
+ device pci 07.3 on end # TBT_PCIe3
device pci 08.0 off end # GNA
device pci 09.0 off end # NPK
device pci 0a.0 off end # Crash-log SRAM
device pci 0d.0 on end # USB xHCI
- device pci 0d.1 off end # USB xDCI (OTG)
- device pci 0d.2 off end # TBT DMA0
- device pci 0d.3 off end # TBT DMA1
+ device pci 0d.1 on end # USB xDCI (OTG)
+ device pci 0d.2 on end # TBT DMA0
+ device pci 0d.3 on end # TBT DMA1
device pci 0e.0 off end # VMD
device pci 10.0 off end
device pci 10.1 off end