summaryrefslogtreecommitdiff
path: root/src/mainboard/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-05-29 00:53:13 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-06-15 22:50:39 +0000
commita1dfce1ce055b853c8499185d05e4aa7ba8e0614 (patch)
tree2156e88d3ed3037e5b531fe1506655bdc3d61bc8 /src/mainboard/intel
parente5a7a1f31428c8eaad6c71a01c86645cf435a0fe (diff)
downloadcoreboot-a1dfce1ce055b853c8499185d05e4aa7ba8e0614.tar.xz
x4x boards: Factor out MAX_CPUS
LGA775 CPUs can have at most 4 threads, and Eaglelake supports them. As this socket is also used by other chipsets, temporarily place this symbol into the northbridge scope until all chipsets are factored out. Change-Id: I6e01363d995e135815cc70779e0cd5baf806cf60 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41841 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/mainboard/intel')
-rw-r--r--src/mainboard/intel/dg41wv/Kconfig4
-rw-r--r--src/mainboard/intel/dg43gt/Kconfig4
2 files changed, 0 insertions, 8 deletions
diff --git a/src/mainboard/intel/dg41wv/Kconfig b/src/mainboard/intel/dg41wv/Kconfig
index 9948638713..b90f263b3c 100644
--- a/src/mainboard/intel/dg41wv/Kconfig
+++ b/src/mainboard/intel/dg41wv/Kconfig
@@ -25,8 +25,4 @@ config MAINBOARD_PART_NUMBER
string
default "DG41WV"
-config MAX_CPUS
- int
- default 4
-
endif # BOARD_INTEL_DG41WV
diff --git a/src/mainboard/intel/dg43gt/Kconfig b/src/mainboard/intel/dg43gt/Kconfig
index d56a05569d..8bf4585931 100644
--- a/src/mainboard/intel/dg43gt/Kconfig
+++ b/src/mainboard/intel/dg43gt/Kconfig
@@ -38,8 +38,4 @@ config MAINBOARD_PART_NUMBER
string
default "DG43GT"
-config MAX_CPUS
- int
- default 4
-
endif # BOARD_INTEL_DG43GT