summaryrefslogtreecommitdiff
path: root/src/mainboard/jetway/nf81-t56n-lf/romstage.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2014-07-21 08:07:19 +0200
committerPatrick Georgi <patrick@georgi-clan.de>2014-07-24 12:43:01 +0200
commitaedcc10ad30f3fcc1397035876672d235418393f (patch)
treeb65ec6f8e964ba7cbd6866cc54e1cc415072c05c /src/mainboard/jetway/nf81-t56n-lf/romstage.c
parent643646075019816c6ae441f613426caaf7b0bd2e (diff)
downloadcoreboot-aedcc10ad30f3fcc1397035876672d235418393f.tar.xz
src/mainboard: Remove trailing whitespace
Change-Id: I14a9dc99acb5d5365a3d7e99a3964120bb611b05 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: http://review.coreboot.org/6308 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/mainboard/jetway/nf81-t56n-lf/romstage.c')
-rw-r--r--src/mainboard/jetway/nf81-t56n-lf/romstage.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/jetway/nf81-t56n-lf/romstage.c b/src/mainboard/jetway/nf81-t56n-lf/romstage.c
index 4b2f711fc5..7f9171405d 100644
--- a/src/mainboard/jetway/nf81-t56n-lf/romstage.c
+++ b/src/mainboard/jetway/nf81-t56n-lf/romstage.c
@@ -92,8 +92,8 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Load MPB */
val = cpuid_eax(1);
- printk(BIOS_DEBUG, "BSP Family_Model: %08x \n", val);
- printk(BIOS_DEBUG, "cpu_init_detectedx = %08lx \n", cpu_init_detectedx);
+ printk(BIOS_DEBUG, "BSP Family_Model: %08x\n", val);
+ printk(BIOS_DEBUG, "cpu_init_detectedx = %08lx\n", cpu_init_detectedx);
post_code(0x35);
AGESAWRAPPER(amdinitmmio);