summaryrefslogtreecommitdiff
path: root/src/mainboard/jetway
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-01-09 08:43:09 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-01-10 03:14:49 +0000
commit2dce9235244c15efa7c34762a0c47b1fa211ffad (patch)
treefaf7fdd988058c9a1c81dd492802461442b13445 /src/mainboard/jetway
parent7d1a948fbb0b9b4d5ebc6c06aed272f83c0718c5 (diff)
downloadcoreboot-2dce9235244c15efa7c34762a0c47b1fa211ffad.tar.xz
mb: Move timestamp_add_now to northbridge/amd/amdfam10
Also remove some commented code. Change-Id: If2e91ad871b14b305e2181194d77b100e72f5763 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/30771 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/jetway')
-rw-r--r--src/mainboard/jetway/pa78vm5/romstage.c14
1 files changed, 0 insertions, 14 deletions
diff --git a/src/mainboard/jetway/pa78vm5/romstage.c b/src/mainboard/jetway/pa78vm5/romstage.c
index 0b2d1641ed..9c4183e358 100644
--- a/src/mainboard/jetway/pa78vm5/romstage.c
+++ b/src/mainboard/jetway/pa78vm5/romstage.c
@@ -197,27 +197,13 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
post_code(0x40);
-// die("Die Before MCT init.");
-
- timestamp_add_now(TS_BEFORE_INITRAM);
- printk(BIOS_DEBUG, "raminit_amdmct()\n");
raminit_amdmct(sysinfo);
- timestamp_add_now(TS_AFTER_INITRAM);
cbmem_initialize_empty();
post_code(0x41);
amdmct_cbmem_store_info(sysinfo);
-/*
- dump_pci_device_range(PCI_DEV(0, 0x18, 0), 0, 0x200);
- dump_pci_device_range(PCI_DEV(0, 0x18, 1), 0, 0x200);
- dump_pci_device_range(PCI_DEV(0, 0x18, 2), 0, 0x200);
- dump_pci_device_range(PCI_DEV(0, 0x18, 3), 0, 0x200);
-*/
-
-// die("After MCT init before CAR disabled.");
-
sb7xx_51xx_before_pci_init();
post_code(0x42);