summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/t520
diff options
context:
space:
mode:
authorRonald G. Minnich <rminnich@gmail.com>2014-10-16 10:53:48 +0000
committerRonald G. Minnich <rminnich@gmail.com>2014-10-16 17:41:14 +0200
commit2adb297cf930ff5c2d78d828d801461feae3254b (patch)
treece8c7efa222f02c7a53d16222822b6596ecb4ca9 /src/mainboard/lenovo/t520
parentff178beee572564dcfabd96d04071edcb3412e5d (diff)
downloadcoreboot-2adb297cf930ff5c2d78d828d801461feae3254b.tar.xz
uarts: 32/64 cleanup
We had lots of casts that caused warnings when compiling on RISCV. Clean them up. Change-Id: I46fcb33147ad6bf75e49ebfdfa05990e8c7ae4eb Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Reviewed-on: http://review.coreboot.org/7066 Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/lenovo/t520')
0 files changed, 0 insertions, 0 deletions