summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/t60
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-11-16 09:11:41 +0100
committerArthur Heymans <arthur@aheymans.xyz>2019-11-17 18:45:37 +0000
commit05d7d82d37ae04ec4cf3579eb1c0f7bf0c0b7aa2 (patch)
treed5af82e40f3b8b6617de0972df490abe27588ac4 /src/mainboard/lenovo/t60
parente7087a19bc158e1bbbe6b2bfaef53e38a644f99c (diff)
downloadcoreboot-05d7d82d37ae04ec4cf3579eb1c0f7bf0c0b7aa2.tar.xz
mb/{i945,ich7}: Remove redundant write on V0CTL
RCBA32(V0CTL)= 0x80000001 already done inhere i945/early_init.c Change-Id: Ia775f4e6158a217b48629d289845537e7ccf5e79 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36877 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/mainboard/lenovo/t60')
-rw-r--r--src/mainboard/lenovo/t60/early_init.c3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/mainboard/lenovo/t60/early_init.c b/src/mainboard/lenovo/t60/early_init.c
index d3de1e4c94..edd167a7ec 100644
--- a/src/mainboard/lenovo/t60/early_init.c
+++ b/src/mainboard/lenovo/t60/early_init.c
@@ -69,9 +69,6 @@ void bootblock_mainboard_early_init(void)
void mainboard_late_rcba_config(void)
{
- /* Set up virtual channel 0 */
- RCBA32(V0CTL) = 0x80000001;
-
/* Device 1f interrupt pin register */
RCBA32(D31IP) = 0x00001230;
RCBA32(D29IP) = 0x40004321;