diff options
author | Martin Roth <martinroth@google.com> | 2017-06-24 21:53:37 -0600 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2017-07-06 00:19:56 +0000 |
commit | 356b519049e6d40e15b2e4a85cae654e2e8df8ba (patch) | |
tree | 734c42399af1d7ee2f25588e2bd962922e514f0a /src/mainboard/lenovo/x200/romstage.c | |
parent | f95911ad3765c0f94db241b0c95a6c0a8c608077 (diff) | |
download | coreboot-356b519049e6d40e15b2e4a85cae654e2e8df8ba.tar.xz |
mainboard/[g-l]: add IS_ENABLED() around Kconfig symbol references
Change-Id: I1f906c8c465108017bc4d08534653233078ef32d
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/20343
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/lenovo/x200/romstage.c')
-rw-r--r-- | src/mainboard/lenovo/x200/romstage.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/lenovo/x200/romstage.c b/src/mainboard/lenovo/x200/romstage.c index 02f7116f6e..e3f4686250 100644 --- a/src/mainboard/lenovo/x200/romstage.c +++ b/src/mainboard/lenovo/x200/romstage.c @@ -89,7 +89,7 @@ void mainboard_romstage_entry(unsigned long bist) /* Check for S3 resume. */ const u32 pm1_cnt = inl(DEFAULT_PMBASE + 0x04); if (((pm1_cnt >> 10) & 7) == 5) { -#if CONFIG_HAVE_ACPI_RESUME +#if IS_ENABLED(CONFIG_HAVE_ACPI_RESUME) printk(BIOS_DEBUG, "Resume from S3 detected.\n"); s3resume = 1; /* Clear SLP_TYPE. This will break stage2 but |