summaryrefslogtreecommitdiff
path: root/src/mainboard/lippert/frontrunner-af/mainboard.c
diff options
context:
space:
mode:
authorJens Rottmann <JRottmann@LiPPERTembedded.de>2013-03-21 22:31:19 +0100
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-03-22 01:05:46 +0100
commit3db86ccfd7caaec5a1c494dfe3bfe9b092837f65 (patch)
treed200b2febafaf5b236fe91210740ab1435f8d558 /src/mainboard/lippert/frontrunner-af/mainboard.c
parent36b6f367c064e9d5d64bc2246bf7cc85bb7c62d3 (diff)
downloadcoreboot-3db86ccfd7caaec5a1c494dfe3bfe9b092837f65.tar.xz
FrontRunner/Toucan-AF: Use SPD read code from F14 wrapper
Changes: - Get rid of the LiPPERT FrontRunner-AF and Toucan-AF mainboard specific code and use the platform generic function wrapper that was added in change http://review.coreboot.org/#/c/2497/ AMD f14: Add SPD read functions to wrapper code - Move DIMM addresses into devicetree.cb - Add the ASF init that used to be in the SPD read code into mainboard_enable() Notes: - The DIMM reads only happen in romstage, so the function is not available in ramstage. Point the read-SPD callback to a generic function in ramstage. Change-Id: I4ee5e1bc34f4caee20615c48248d4f7605c09377 Signed-off-by: Jens Rottmann <JRottmann@LiPPERTembedded.de> Reviewed-on: http://review.coreboot.org/2874 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/lippert/frontrunner-af/mainboard.c')
-rw-r--r--src/mainboard/lippert/frontrunner-af/mainboard.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/mainboard/lippert/frontrunner-af/mainboard.c b/src/mainboard/lippert/frontrunner-af/mainboard.c
index 72f2793cc4..57543c20db 100644
--- a/src/mainboard/lippert/frontrunner-af/mainboard.c
+++ b/src/mainboard/lippert/frontrunner-af/mainboard.c
@@ -183,6 +183,15 @@ static void mainboard_enable(device_t dev)
*(misc_mem_clk_cntrl + 2) = 0x00;
*(misc_mem_clk_cntrl + 3) = 0x00;
*(misc_mem_clk_cntrl + 4) = 0x00;
+
+ /*
+ * Initialize ASF registers to an arbitrary address because someone
+ * long ago set things up this way inside the SPD read code. The
+ * SPD read code has been made generic and moved out of the board
+ * directory, so the ASF init is being done here.
+ */
+ pm_iowrite(0x29, 0x80);
+ pm_iowrite(0x28, 0x61);
}
struct chip_operations mainboard_ops = {