summaryrefslogtreecommitdiff
path: root/src/mainboard/motorola/sandpoint
diff options
context:
space:
mode:
authorGreg Watson <jarrah@users.sourceforge.net>2004-01-14 17:21:22 +0000
committerGreg Watson <jarrah@users.sourceforge.net>2004-01-14 17:21:22 +0000
commitb020d53352c1bbe1084c9c499b45cfb345fc8677 (patch)
tree1938b5ec4d8a2e388a19b0a9b38e7497da16b9b4 /src/mainboard/motorola/sandpoint
parentbf5b58480129dcd6a770f3f2b237511fb295918e (diff)
downloadcoreboot-b020d53352c1bbe1084c9c499b45cfb345fc8677.tar.xz
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1335 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/motorola/sandpoint')
-rw-r--r--src/mainboard/motorola/sandpoint/Config.lb12
1 files changed, 7 insertions, 5 deletions
diff --git a/src/mainboard/motorola/sandpoint/Config.lb b/src/mainboard/motorola/sandpoint/Config.lb
index 12d840620b..53bc6a4c0e 100644
--- a/src/mainboard/motorola/sandpoint/Config.lb
+++ b/src/mainboard/motorola/sandpoint/Config.lb
@@ -53,11 +53,13 @@ end
## Include the secondary Configuration files
##
southbridge winbond/w83c553 end
-superio NSC/pc97307
- register "com1" = "{1}"
- register "lpt" = "{0}"
- register "port" = "TTYS0_BASE"
-end
+
+# Already intialized in board_init()
+#superio NSC/pc97307
+# register "com1" = "{1}"
+# register "lpt" = "{0}"
+# register "port" = "UART0_IO_BASE"
+#end
##
## Build the objects we have code for in this directory.