summaryrefslogtreecommitdiff
path: root/src/mainboard/msi/ms6178
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2009-08-28 16:38:42 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2009-08-28 16:38:42 +0000
commit84a0f54b3b317b455d4e17a75d89847a2711ae98 (patch)
treef4bc77e6f85a347b70f593ec83d861d65cdec597 /src/mainboard/msi/ms6178
parent177aa3ad79678207ba1c0e9a97a56c4a7f8959e5 (diff)
downloadcoreboot-84a0f54b3b317b455d4e17a75d89847a2711ae98.tar.xz
Add kconfig support for all Intel 82810 (i810) boards.
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4613 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/msi/ms6178')
-rw-r--r--src/mainboard/msi/ms6178/Kconfig59
-rw-r--r--src/mainboard/msi/ms6178/Makefile.inc22
-rw-r--r--src/mainboard/msi/ms6178/devicetree.cb30
3 files changed, 105 insertions, 6 deletions
diff --git a/src/mainboard/msi/ms6178/Kconfig b/src/mainboard/msi/ms6178/Kconfig
new file mode 100644
index 0000000000..b488544896
--- /dev/null
+++ b/src/mainboard/msi/ms6178/Kconfig
@@ -0,0 +1,59 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
+config BOARD_MSI_MS_6178
+ bool "MS-6178"
+ select ARCH_X86
+ select CPU_INTEL_SOCKET_PGA370
+ select NORTHBRIDGE_INTEL_I82810
+ select SOUTHBRIDGE_INTEL_I82801XX
+ select SUPERIO_WINBOND_W83627HF
+ select HAVE_PIRQ_TABLE
+ select UDELAY_IO
+ select PCI_ROM_RUN
+ select CONSOLE_VGA
+ help
+ MSI MS-6178 mainboard.
+
+config MAINBOARD_DIR
+ string
+ default msi/ms6178
+ depends on BOARD_MSI_MS_6178
+
+config MAINBOARD_PART_NUMBER
+ string
+ default "MS-6178"
+ depends on BOARD_MSI_MS_6178
+
+config HAVE_OPTION_TABLE
+ bool
+ default n
+ depends on BOARD_MSI_MS_6178
+
+config IRQ_SLOT_COUNT
+ int
+ default 4
+ depends on BOARD_MSI_MS_6178
+
+config VIDEO_MB
+ int
+ default 1
+ depends on BOARD_MSI_MS_6178
+
diff --git a/src/mainboard/msi/ms6178/Makefile.inc b/src/mainboard/msi/ms6178/Makefile.inc
new file mode 100644
index 0000000000..caa81b8b4e
--- /dev/null
+++ b/src/mainboard/msi/ms6178/Makefile.inc
@@ -0,0 +1,22 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
+include $(src)/mainboard/Makefile.romccboard.inc
+
diff --git a/src/mainboard/msi/ms6178/devicetree.cb b/src/mainboard/msi/ms6178/devicetree.cb
index 94ef95a257..ac56d65b61 100644
--- a/src/mainboard/msi/ms6178/devicetree.cb
+++ b/src/mainboard/msi/ms6178/devicetree.cb
@@ -1,3 +1,23 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2007 Uwe Hermann <uwe@hermann-uwe.de>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
chip northbridge/intel/i82810 # Northbridge
device apic_cluster 0 on # APIC cluster
chip cpu/intel/socket_PGA370 # CPU
@@ -6,11 +26,9 @@ chip northbridge/intel/i82810 # Northbridge
end
device pci_domain 0 on
device pci 0.0 on end # Host bridge
- device pci 1.0 off # Onboard video
- # chip drivers/pci/onboard
- # device pci 1.0 on end
- # register "rom_address" = "0xfff80000"
- # end
+ chip drivers/pci/onboard # Onboard VGA
+ device pci 1.0 on end
+ register "rom_address" = "0xfff80000" # 512 KB image
end
chip southbridge/intel/i82801xx # Southbridge
register "ide0_enable" = "1"
@@ -43,7 +61,7 @@ chip northbridge/intel/i82810 # Northbridge
irq 0x70 = 1 # Keyboard interrupt
irq 0x72 = 12 # Mouse interrupt
end
- device pnp 2e.6 on end # Consumer IR (TODO)
+ device pnp 2e.6 off end # Consumer IR (TODO)
device pnp 2e.7 on # Game port / MIDI / GPIO 1
io 0x60 = 0x201
io 0x62 = 0x330