diff options
author | Uwe Hermann <uwe@hermann-uwe.de> | 2007-09-21 15:56:05 +0000 |
---|---|---|
committer | Uwe Hermann <uwe@hermann-uwe.de> | 2007-09-21 15:56:05 +0000 |
commit | 970d06b10d4f580b38cb7a95759ee8bf41b623c9 (patch) | |
tree | be36c7ab4b4a3a91be840f3aac1129d9bc8e68b7 /src/mainboard/msi/ms7260/get_bus_conf.c | |
parent | 420f6abc11fa7147d1d4785751a9248dfc607c73 (diff) | |
download | coreboot-970d06b10d4f580b38cb7a95759ee8bf41b623c9.tar.xz |
Add support for the MSI MS-7260 (K9N Neo) mainboard.
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Ward Vandewege <ward@gnu.org>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2797 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/msi/ms7260/get_bus_conf.c')
-rw-r--r-- | src/mainboard/msi/ms7260/get_bus_conf.c | 148 |
1 files changed, 148 insertions, 0 deletions
diff --git a/src/mainboard/msi/ms7260/get_bus_conf.c b/src/mainboard/msi/ms7260/get_bus_conf.c new file mode 100644 index 0000000000..c61302ad8a --- /dev/null +++ b/src/mainboard/msi/ms7260/get_bus_conf.c @@ -0,0 +1,148 @@ +/* + * This file is part of the LinuxBIOS project. + * + * Copyright (C) 2007 AMD + * Written by Yinghai Lu <yinghailu@amd.com> for AMD. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <console/console.h> +#include <device/pci.h> +#include <device/pci_ids.h> +#include <string.h> +#include <stdint.h> +#if CONFIG_LOGICAL_CPUS==1 +#include <cpu/amd/dualcore.h> +#endif +#include <cpu/amd/amdk8_sysconf.h> + +/* Global variables for MB layouts (shared by irqtable/mptable/acpi_table). */ +// busnum is default. +unsigned char bus_isa; +unsigned char bus_mcp55[8]; // 1 +unsigned apicid_mcp55; + +unsigned pci1234x[] = { + /* Here you only need to set value in pci1234 for HT-IO that could + * be installed or not. You may need to preset pci1234 for HTIO board, + * please refer to * src/northbridge/amd/amdk8/get_sblk_pci1234.c. + */ + 0x0000ff0, +// 0x0000ff0, +// 0x0000ff0, +// 0x0000ff0, +// 0x0000ff0, +// 0x0000ff0, +// 0x0000ff0, +// 0x0000ff0 +}; + +unsigned hcdnx[] = { + /* HT Chain device num, actually it is unit id base of every ht + * device in chain, assume every chain only have 4 ht device at most. + */ + 0x20202020, +// 0x20202020, +// 0x20202020, +// 0x20202020, +// 0x20202020, +// 0x20202020, +// 0x20202020, +// 0x20202020, +}; + +unsigned bus_type[256]; + +extern void get_sblk_pci1234(void); + +static unsigned get_bus_conf_done = 0; + +void get_bus_conf(void) +{ + unsigned int apicid_base, sbdn; + device_t dev; + int i, j; + + if (get_bus_conf_done == 1) + return; /* Do it only once. */ + + get_bus_conf_done = 1; + + sysconf.hc_possible_num = sizeof(pci1234x) / sizeof(pci1234x[0]); + for (i = 0; i < sysconf.hc_possible_num; i++) { + sysconf.pci1234[i] = pci1234x[i]; + sysconf.hcdn[i] = hcdnx[i]; + } + + get_sblk_pci1234(); + + sysconf.sbdn = (sysconf.hcdn[0] & 0xff); /* First byte of first chain */ + sbdn = sysconf.sbdn; + + for (i = 0; i < 8; i++) + bus_mcp55[i] = 0; + + for (i = 0; i < 256; i++) + bus_type[i] = 0; + + bus_type[0] = 1; /* PCI */ + + bus_mcp55[0] = (sysconf.pci1234[0] >> 16) & 0xff; + + bus_type[bus_mcp55[0]] = 1; + + /* MCP55 */ + dev = dev_find_slot(bus_mcp55[0], PCI_DEVFN(sbdn + 0x06, 0)); + if (dev) { + bus_mcp55[1] = pci_read_config8(dev, PCI_SECONDARY_BUS); + bus_mcp55[2] = pci_read_config8(dev, PCI_SUBORDINATE_BUS); + bus_mcp55[2]++; + for (j = bus_mcp55[1]; j < bus_mcp55[2]; j++) + bus_type[j] = 1; + } else { + printk_debug + ("ERROR - could not find PCI 1:%02x.0, using defaults\n", + sbdn + 0x06); + + bus_mcp55[1] = 2; + bus_mcp55[2] = 3; + } + + for (i = 2; i < 8; i++) { + dev = dev_find_slot(bus_mcp55[0], + PCI_DEVFN(sbdn + 0x0a + i - 2, 0)); + if (dev) { + bus_mcp55[i] = pci_read_config8(dev, PCI_SECONDARY_BUS); + bus_isa = pci_read_config8(dev, PCI_SUBORDINATE_BUS); + bus_isa++; + for (j = bus_mcp55[i]; j < bus_isa; j++) + bus_type[j] = 1; + } else { + printk_debug + ("ERROR - could not find PCI %02x:%02x.0, using defaults\n", + bus_mcp55[0], sbdn + 0x0a + i - 2); + bus_isa = bus_mcp55[i - 1] + 1; + } + } + +/* I/O APICs: APIC ID Version State Address */ +#if CONFIG_LOGICAL_CPUS==1 + apicid_base = get_apicid_base(1); +#else + apicid_base = CONFIG_MAX_PHYSICAL_CPUS; +#endif + apicid_mcp55 = apicid_base + 0; +} |