summaryrefslogtreecommitdiff
path: root/src/mainboard/msi
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-09-10 13:21:03 +0200
committerMichael Niewöhner <foss@mniewoehner.de>2020-09-21 16:06:36 +0000
commitee65079c9657f8e1f8ac1ea3d562b531368eecb7 (patch)
tree639c48da965950a0742f333341ca83c2c8629f43 /src/mainboard/msi
parent5548ce589647c0b36b7372d5a4d24ac172120b6a (diff)
downloadcoreboot-ee65079c9657f8e1f8ac1ea3d562b531368eecb7.tar.xz
mb/msi: Drop unneeded empty lines
Change-Id: Id51da519582856b1856479b641599e14f79fd1ad Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45255 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src/mainboard/msi')
-rw-r--r--src/mainboard/msi/ms7721/OemCustomize.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/msi/ms7721/OemCustomize.c b/src/mainboard/msi/ms7721/OemCustomize.c
index 1df5b8c7ba..ae7a945921 100644
--- a/src/mainboard/msi/ms7721/OemCustomize.c
+++ b/src/mainboard/msi/ms7721/OemCustomize.c
@@ -6,7 +6,6 @@
#include <northbridge/amd/agesa/state_machine.h>
#include <PlatformMemoryConfiguration.h>
-
/*
* Lane ID Mapping (from Fam15h BKDG: Table 45: Lane Id Mapping)
*
@@ -170,7 +169,6 @@ static CONST PSO_ENTRY ROMDATA PlatformMemoryTable[] = {
PSO_END
};
-
void board_BeforeInitPost(struct sysinfo *cb, AMD_POST_PARAMS *InitPost)
{
InitPost->MemConfig.PlatformMemoryConfiguration = (PSO_ENTRY *)PlatformMemoryTable;