summaryrefslogtreecommitdiff
path: root/src/mainboard/ocp/deltalake/bootblock.c
diff options
context:
space:
mode:
authorBryant Ou <Bryant.Ou.Q@gmail.com>2020-07-16 20:19:17 -0700
committerAngel Pons <th3fanbus@gmail.com>2020-07-28 09:04:55 +0000
commit9ccd3114ffbbf0e1f0972169720fb86a6b6ad504 (patch)
treece30c21ae667021557907e7bc4cab6e3581e29a8 /src/mainboard/ocp/deltalake/bootblock.c
parent4a6c0a368e96e393ef48606d6be30bbd9aee2d36 (diff)
downloadcoreboot-9ccd3114ffbbf0e1f0972169720fb86a6b6ad504.tar.xz
mb/ocp/deltalake: use common driver to configure GPIO
Use the common driver to configure the GPIOs on the Delta Lake platform as done for Tioga Pass in commit 89d2aa0. The GPIO settings are dumped by inteltool with original UEFI firmware, then use intelp2m to generate header file. TEST=Dump GPIO settings by Intel ITP and check if match gpio.h. Change-Id: I8005d4caa2d87b6831099bfec3a40246224f3cb5 Signed-off-by: Bryant Ou <Bryant.Ou.Q@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43548 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/ocp/deltalake/bootblock.c')
-rw-r--r--src/mainboard/ocp/deltalake/bootblock.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/ocp/deltalake/bootblock.c b/src/mainboard/ocp/deltalake/bootblock.c
index 8004170a5e..312a7f92d2 100644
--- a/src/mainboard/ocp/deltalake/bootblock.c
+++ b/src/mainboard/ocp/deltalake/bootblock.c
@@ -11,6 +11,7 @@
#include <soc/pcr_ids.h>
#include <superio/aspeed/ast2400/ast2400.h>
#include <superio/aspeed/common/aspeed.h>
+#include <cpxsp_dl_gpio.h>
#define ASPEED_SIO_PORT 0x2E
@@ -52,6 +53,9 @@ static uint8_t com_to_ast_sio(uint8_t com)
void bootblock_mainboard_early_init(void)
{
+ /* pre-configure Lewisburg PCH GPIO pads */
+ gpio_configure_pads(early_gpio_table, ARRAY_SIZE(early_gpio_table));
+
/* Open IO windows */
enable_espi_lpc_io_windows();