diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2019-06-25 15:30:25 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-09-15 20:57:09 +0000 |
commit | 2e1427b6a73b52b9edbf2d62b9c47987756548f8 (patch) | |
tree | 3435609ec3c2e8a5d0bfa8ded609cce1b5d7c0de /src/mainboard/packardbell/ms2290/romstage.c | |
parent | a1ef94e822a0a2d1093e62d13ceb6dbeb19b22a1 (diff) | |
download | coreboot-2e1427b6a73b52b9edbf2d62b9c47987756548f8.tar.xz |
mb/packardbell/ms2290: Use common SB code to set up GPIO's
Change-Id: I6658c53213127db5a46f2ea330d85a3a537c3276
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33809
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/packardbell/ms2290/romstage.c')
-rw-r--r-- | src/mainboard/packardbell/ms2290/romstage.c | 10 |
1 files changed, 2 insertions, 8 deletions
diff --git a/src/mainboard/packardbell/ms2290/romstage.c b/src/mainboard/packardbell/ms2290/romstage.c index 66056a794d..5a4a9f1e71 100644 --- a/src/mainboard/packardbell/ms2290/romstage.c +++ b/src/mainboard/packardbell/ms2290/romstage.c @@ -28,6 +28,7 @@ #include <timestamp.h> #include <arch/acpi.h> +#include <southbridge/intel/common/gpio.h> #include <southbridge/intel/ibexpeak/pch.h> #include <northbridge/intel/nehalem/nehalem.h> @@ -177,15 +178,8 @@ void mainboard_romstage_entry(void) /* Enable GPIOs */ pci_write_config32(PCH_LPC_DEV, GPIO_BASE, DEFAULT_GPIOBASE | 1); pci_write_config8(PCH_LPC_DEV, GPIO_CNTL, 0x10); - outl (0x796bd9c3, DEFAULT_GPIOBASE); - outl (0x86fec7c2, DEFAULT_GPIOBASE + 4); - outl (0xe4e8d7fe, DEFAULT_GPIOBASE + 0xc); - outl (0, DEFAULT_GPIOBASE + 0x18); - outl (0x00004182, DEFAULT_GPIOBASE + 0x2c); - outl (0x123360f8, DEFAULT_GPIOBASE + 0x30); - outl (0x1f47bfa8, DEFAULT_GPIOBASE + 0x34); - outl (0xfffe7fb6, DEFAULT_GPIOBASE + 0x38); + setup_pch_gpios(&mainboard_gpio_map); /* This should probably go away. Until now it is required * and mainboard specific |