summaryrefslogtreecommitdiff
path: root/src/mainboard/pcengines/alix1c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-17 07:55:03 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-18 20:01:48 +0200
commit5276941c8b9a3294fda4eb5d102c8333688d29a5 (patch)
tree27739465f0d6bb065f331e40cc468b8fad885461 /src/mainboard/pcengines/alix1c
parente93e7102cf63a122d2f69a24678f8bec38af88a6 (diff)
downloadcoreboot-5276941c8b9a3294fda4eb5d102c8333688d29a5.tar.xz
AMD boards: Fix romstage main() declaration
Boards incorrectly used intel include file for AMD board. Change-Id: I6d3172d1aa5c91c989a6ef63066a7cd6f70013f5 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15232 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/pcengines/alix1c')
-rw-r--r--src/mainboard/pcengines/alix1c/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/pcengines/alix1c/romstage.c b/src/mainboard/pcengines/alix1c/romstage.c
index f770fa58c1..c497434d03 100644
--- a/src/mainboard/pcengines/alix1c/romstage.c
+++ b/src/mainboard/pcengines/alix1c/romstage.c
@@ -23,6 +23,7 @@
#include <lib.h>
#include <cpu/x86/bist.h>
#include <cpu/x86/msr.h>
+#include <cpu/amd/car.h>
#include <cpu/amd/lxdef.h>
#include <cpu/amd/car.h>
#include <southbridge/amd/cs5536/cs5536.h>
@@ -98,7 +99,6 @@ int spd_read_byte(unsigned int device, unsigned int address)
#include "cpu/amd/geode_lx/syspreinit.c"
#include "cpu/amd/geode_lx/msrinit.c"
-#include <cpu/intel/romstage.h>
void main(unsigned long bist)
{
static const struct mem_controller memctrl[] = {