summaryrefslogtreecommitdiff
path: root/src/mainboard/pcengines/apu2/HYNIX-4G-1333-ECC.spd.hex
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2017-08-18 10:07:07 -0600
committerMartin Roth <martinroth@google.com>2017-10-16 00:12:48 +0000
commita5f225f288a6f1bf1db0885bdc9635f2bf185374 (patch)
tree513e581d518c83e27c09e3a9ada133281dce8c96 /src/mainboard/pcengines/apu2/HYNIX-4G-1333-ECC.spd.hex
parent78130663e5cac7939ee04f97ac1c7fcecde23820 (diff)
downloadcoreboot-a5f225f288a6f1bf1db0885bdc9635f2bf185374.tar.xz
soc/amd/stoneyridge: Check UART index
The Stoney Ridge APU has only two internal UARTs. Add checks for invalid settings. When enabling the UART, return if the console is on any UART not equal 0 or 1. The base address returned is 0 if an invalid configuration is used. All callers check the return value before using the returned value. Finally, provide an assert at the earliest availability of the console to get the notice into the cbmem console. BUG=b:62201567 TEST=Build with UART = -1, 0, 2. Inspect objdump and boot to OS. Build without ST UART and inspect with objdump. Change-Id: I9432571712bae15a604f4280ea5e0f81fd68604d Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/21096 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/pcengines/apu2/HYNIX-4G-1333-ECC.spd.hex')
0 files changed, 0 insertions, 0 deletions