diff options
| author | Dan Elkouby <streetwalkermc@gmail.com> | 2018-09-03 18:34:07 +0300 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2018-09-26 15:37:36 +0000 |
| commit | dfaff4d18a711f764c9198f488435fdc553dcea2 (patch) | |
| tree | 79eae55c9e5339df76ce856921a7c60034b57176 /src/mainboard/pcengines/apu2 | |
| parent | ce8763fb138afe8261301fc6a3638b7b18b381ac (diff) | |
| download | coreboot-dfaff4d18a711f764c9198f488435fdc553dcea2.tar.xz | |
cpu/intel/model_206ax: detect number of MCE banks
My CPU (3770k) supports 9 MCE banks, but the code is hardcoded to reset
only 7. This causes Linux to spuriously log errors during boot and S3
resume.
Fix this by reading the real value from the right MSR.
Change-Id: Id05645009259fd77b4de49bde518361eeae46617
Signed-off-by: Dan Elkouby <streetwalkermc@gmail.com>
Reviewed-on: https://review.coreboot.org/28443
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
Reviewed-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/mainboard/pcengines/apu2')
0 files changed, 0 insertions, 0 deletions