summaryrefslogtreecommitdiff
path: root/src/mainboard/portwell
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-10-23 11:30:22 +0200
committerNico Huber <nico.h@gmx.de>2019-11-10 22:57:55 +0000
commit12440ce63e3f96b32311f4ebde4ef0861dbcec02 (patch)
tree65eb7ad04c4e2025fdc23c8d685c54fc4c8ab565 /src/mainboard/portwell
parent8256ca0e14e57b17b27a81b16f220c94d728e117 (diff)
downloadcoreboot-12440ce63e3f96b32311f4ebde4ef0861dbcec02.tar.xz
drivers/intel/fsp1_1: Fake microcode update to make FSP happy
The FSP loops through microcode updates and at the end checks if the microcode revision is not zero. Since we update the microcode before loading FSP, this is the case and a fake microcode can be passed to the FSP. The advantage is that the Kconfig symbols to specify the location and the size of the microcode blob can be dropped. Change-Id: I63cfb7b19e9795da85566733fb4c1ff989e85d03 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36255 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/portwell')
-rw-r--r--src/mainboard/portwell/m107/Kconfig10
1 files changed, 0 insertions, 10 deletions
diff --git a/src/mainboard/portwell/m107/Kconfig b/src/mainboard/portwell/m107/Kconfig
index 3ab20f0b77..e5e3ff590a 100644
--- a/src/mainboard/portwell/m107/Kconfig
+++ b/src/mainboard/portwell/m107/Kconfig
@@ -61,16 +61,6 @@ config CBFS_SIZE
hex
default 0x00800000
-config CPU_MICROCODE_CBFS_LEN
- hex
- default 0x10C00
- help
- This should be updated when the microcode patch changes.
-
-config CPU_MICROCODE_CBFS_LOC
- hex
- default 0xFFFE9400
-
config MRC_SETTINGS_CACHE_SIZE
hex
default 0x08000