summaryrefslogtreecommitdiff
path: root/src/mainboard/protectli/vault_bsw/dsdt.asl
diff options
context:
space:
mode:
authorMichał Żygowski <michal.zygowski@3mdeb.com>2019-03-27 11:35:48 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-03-09 21:26:20 +0000
commit83565dea8638841e522b64e74a4240002bba789d (patch)
treee985b0f0ad961980be1bfb4e659939c6458c7d32 /src/mainboard/protectli/vault_bsw/dsdt.asl
parent9d422ef3816234195714abae43e3c2d31098e059 (diff)
downloadcoreboot-83565dea8638841e522b64e74a4240002bba789d.tar.xz
mb/protectli/vault: Add FW2B and FW4B Braswell based boards support
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: I553fd3a89299314a855f055014ca7645100e12e7 Reviewed-on: https://review.coreboot.org/c/coreboot/+/32076 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
Diffstat (limited to 'src/mainboard/protectli/vault_bsw/dsdt.asl')
-rw-r--r--src/mainboard/protectli/vault_bsw/dsdt.asl36
1 files changed, 36 insertions, 0 deletions
diff --git a/src/mainboard/protectli/vault_bsw/dsdt.asl b/src/mainboard/protectli/vault_bsw/dsdt.asl
new file mode 100644
index 0000000000..34f93fa229
--- /dev/null
+++ b/src/mainboard/protectli/vault_bsw/dsdt.asl
@@ -0,0 +1,36 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/* This file is part of the coreboot project. */
+
+#include <arch/acpi.h>
+DefinitionBlock(
+ "dsdt.aml",
+ "DSDT",
+ 0x02, /* DSDT revision: ACPI v2.0 and up */
+ OEM_ID,
+ ACPI_TABLE_CREATOR,
+ 0x00010001 /* OEM revision */
+)
+{
+ #include "onboard.h"
+
+ #include <acpi/platform.asl>
+
+ /* global NVS and variables */
+ #include <acpi/globalnvs.asl>
+ #include <cpu/intel/common/acpi/cpu.asl>
+
+ Device (\_SB.PCI0)
+ {
+ #include <acpi/southcluster.asl>
+
+ Device (RP03)
+ {
+ Name (_ADR, 0x001C0002) // _ADR: Address
+ OperationRegion(RPXX, PCI_Config, 0x00, 0x10)
+ }
+ }
+
+ #include <southbridge/intel/common/acpi/sleepstates.asl>
+
+ #include "acpi/mainboard.asl"
+}