diff options
author | Stefan Reinauer <stepan@coresystems.de> | 2010-01-17 14:08:17 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2010-01-17 14:08:17 +0000 |
commit | 838c5a5d8019eff857dac21c24a2bca624fa3152 (patch) | |
tree | d68ad964ea497ddeae64f700cf2f06298a732f63 /src/mainboard/roda/rk886ex/devicetree.cb | |
parent | f6eb88adfb8535cdd6c71d5adeed6ca8ed78952d (diff) | |
download | coreboot-838c5a5d8019eff857dac21c24a2bca624fa3152.tar.xz |
Add support for the Roda RK886EX a.k.a Rocky III+ ruggedised notebook
http://www.roda-computer.com/en/products/notebooks/rocky-iii-rk886ex.html
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>
Acked-by: Peter Stuge <peter@stuge.se>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5031 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/roda/rk886ex/devicetree.cb')
-rw-r--r-- | src/mainboard/roda/rk886ex/devicetree.cb | 115 |
1 files changed, 115 insertions, 0 deletions
diff --git a/src/mainboard/roda/rk886ex/devicetree.cb b/src/mainboard/roda/rk886ex/devicetree.cb new file mode 100644 index 0000000000..b578e19a55 --- /dev/null +++ b/src/mainboard/roda/rk886ex/devicetree.cb @@ -0,0 +1,115 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2007-2009 coresystems GmbH +## +## This program is free software; you can redistribute it and/or +## modify it under the terms of the GNU General Public License as +## published by the Free Software Foundation; version 2 of +## the License. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, +## MA 02110-1301 USA +## + +chip northbridge/intel/i945 + + device apic_cluster 0 on + chip cpu/intel/socket_mFCPGA478 + device apic 0 on end + end + end + + device pci_domain 0 on + device pci 00.0 on end # host bridge + # auto detection: + #device pci 01.0 off end # i945 PCIe root port + #device pci 02.0 on end # vga controller + #device pci 02.1 on end # display controller + + chip southbridge/intel/i82801gx + register "pirqa_routing" = "0x0b" + register "pirqb_routing" = "0x0b" + register "pirqc_routing" = "0x0b" + register "pirqd_routing" = "0x0b" + register "pirqe_routing" = "0x80" + register "pirqf_routing" = "0x80" + register "pirqg_routing" = "0x0b" + register "pirqh_routing" = "0x0b" + + # GPI routing + # 0 No effect (default) + # 1 SMI# (if corresponding ALT_GPI_SMI_EN bit is also set) + # 2 SCI (if corresponding GPIO_EN bit is also set) + register "gpi13_routing" = "2" + register "gpi8_routing" = "1" + register "gpi7_routing" = "2" + register "gpe0_en" = "0x20800007" + + register "ide_legacy_combined" = "0x1" + register "ide_enable_primary" = "0x1" + register "ide_enable_secondary" = "0x0" + register "sata_ahci" = "0x0" + + device pci 1b.0 on end # High Definition Audio + device pci 1c.0 on end # PCIe + device pci 1c.1 on end # PCIe + device pci 1c.2 on end # PCIe + #device pci 1c.3 off end # PCIe port 4 + #device pci 1c.4 off end # PCIe port 5 + #device pci 1c.5 off end # PCIe port 6 + device pci 1d.0 on end # USB UHCI + device pci 1d.1 on end # USB UHCI + device pci 1d.2 on end # USB UHCI + device pci 1d.3 on end # USB UHCI + device pci 1d.7 on end # USB2 EHCI + device pci 1e.0 on + chip southbridge/ti/pci7420 + register "smartcard_enabled" = "0x0" + device pci 3.0 on end + device pci 3.1 on end + device pci 3.2 on end + device pci 3.3 off end # smartcard + end + end # PCI bridge + #device pci 1e.2 off end # AC'97 Audio + #device pci 1e.3 off end # AC'97 Modem + device pci 1f.0 on # LPC bridge + chip superio/smsc/lpc47n227 + device pnp 2e.1 off # Parallel port + end + device pnp 2e.2 on # COM1 + io 0x60 = 0x3f8 + irq 0x70 = 4 + end + device pnp 2e.3 on # COM2 + io 0x60 = 0x2f8 + irq 0x70 = 3 + end + device pnp 2e.5 off # Keyboard+Mouse + # io 0x60 = 0x60 + # io 0x62 = 0x64 + # irq 0x70 = 1 + # irq 0x72 = 12 + end + end + chip superio/renesas/m3885x + device pnp ff.1 on # dummy address + end + end + + end + #device pci 1f.1 off end # IDE + device pci 1f.2 on end # SATA + device pci 1f.3 on end # SMBus + #device pci 1f.4 off end # Realtek ID Codec + end + end +end |