diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2019-01-22 21:22:52 +0100 |
---|---|---|
committer | Nico Huber <nico.h@gmx.de> | 2019-01-24 21:46:51 +0000 |
commit | 2bbffc0442ac58539d57895de2311bc3dc634771 (patch) | |
tree | 8290827cd8bffb753c7256486c46435b5381f673 /src/mainboard/roda/rk9/devicetree.cb | |
parent | ff28371521e453541c3c2de50dd5c3dfc68cc292 (diff) | |
download | coreboot-2bbffc0442ac58539d57895de2311bc3dc634771.tar.xz |
mb/*/*/devicetree.cb: Move the ioapic device under the LPC bridge
This fixes spurious lines "child IOAPIC: 02 not a PCI device" and
IOAPIC as leftover device.
Change-Id: Id8010c84c45f0859508e7564c0eaa501904b7043
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/31041
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/mainboard/roda/rk9/devicetree.cb')
-rw-r--r-- | src/mainboard/roda/rk9/devicetree.cb | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/src/mainboard/roda/rk9/devicetree.cb b/src/mainboard/roda/rk9/devicetree.cb index 690c2a5b59..4300171207 100644 --- a/src/mainboard/roda/rk9/devicetree.cb +++ b/src/mainboard/roda/rk9/devicetree.cb @@ -67,14 +67,6 @@ chip northbridge/intel/gm45 # Maybe we should set less for Mini PCIe. register "pcie_power_limits" = "{ { 10, 0 }, { 0, 0 }, { 0, 0 }, { 0, 0 }, { 10, 0 }, { 0, 0 } }" - chip drivers/generic/ioapic - register "have_isa_interrupts" = "1" - register "irq_on_fsb" = "1" - register "enable_virtual_wire" = "1" - register "base" = "(void *)0xfec00000" - device ioapic 2 on end - end - device pci 19.0 off end # LAN device pci 1a.0 on # UHCI ioapic_irq 2 INTA 0x10 @@ -126,6 +118,14 @@ chip northbridge/intel/gm45 device pci 03.4 off end # unconnected SD-Card end device pci 1f.0 on # LPC bridge + chip drivers/generic/ioapic + register "have_isa_interrupts" = "1" + register "irq_on_fsb" = "1" + register "enable_virtual_wire" = "1" + register "base" = "(void *)0xfec00000" + device ioapic 2 on end + end + chip superio/smsc/lpc47n227 device pnp 2e.1 on # Parallel port io 0x60 = 0x378 |