summaryrefslogtreecommitdiff
path: root/src/mainboard/sapphire/pureplatinumh61
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-11-22 11:15:29 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-11-23 11:00:40 +0000
commit6d19a20f5fb46956d4324dff28ed4b59dc7776a3 (patch)
treee300bcefa622ddf224771971e870f64f7987886d /src/mainboard/sapphire/pureplatinumh61
parente7207593ec1854431375f8c4f5c0f03dd12723fc (diff)
downloadcoreboot-6d19a20f5fb46956d4324dff28ed4b59dc7776a3.tar.xz
mb: Set coreboot as DSDT's manufacturer model ID
Field 'OEMID' & "OEM Table ID" are related to DSDT table not to mainboard. So use macro to set them respectvely to "COREv4" and "COREBOOT". Change-Id: I060e07a730e721df4a86128ee89bfe168c69f31e Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/29790 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: David Guckian
Diffstat (limited to 'src/mainboard/sapphire/pureplatinumh61')
-rw-r--r--src/mainboard/sapphire/pureplatinumh61/dsdt.asl5
1 files changed, 3 insertions, 2 deletions
diff --git a/src/mainboard/sapphire/pureplatinumh61/dsdt.asl b/src/mainboard/sapphire/pureplatinumh61/dsdt.asl
index 963590814a..dcec95fcbd 100644
--- a/src/mainboard/sapphire/pureplatinumh61/dsdt.asl
+++ b/src/mainboard/sapphire/pureplatinumh61/dsdt.asl
@@ -17,12 +17,13 @@
#define BRIGHTNESS_UP \_SB.PCI0.GFX0.INCB
#define BRIGHTNESS_DOWN \_SB.PCI0.GFX0.DECB
#define ACPI_VIDEO_DEVICE \_SB.PCI0.GFX0
+#include <arch/acpi.h>
DefinitionBlock(
"dsdt.aml",
"DSDT",
0x02, // DSDT revision: ACPI v2.0 and up
- "COREv4", // OEM id
- "COREBOOT", // OEM table id
+ OEM_ID,
+ ACPI_TABLE_CREATOR,
0x20141018 // OEM revision
)
{