diff options
author | Rizwan Qureshi <rizwan.qureshi@intel.com> | 2019-04-10 16:58:07 +0530 |
---|---|---|
committer | Subrata Banik <subrata.banik@intel.com> | 2019-04-15 05:58:05 +0000 |
commit | 43bb6554a24e1dd9944a7d3f518e4374f9e0be79 (patch) | |
tree | 1f4cd7ca445aad110fc98521fc689eb29dadb817 /src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb | |
parent | 2efee9df8581a5b1898d58c6d8f7ba3552ce1ed0 (diff) | |
download | coreboot-43bb6554a24e1dd9944a7d3f518e4374f9e0be79.tar.xz |
mb/google/hatch: Update sleep signal assertion widths
Based on the power rail discharge times measured on hatch,
update the assertions widths that have to be programmed in SoC.
BUG=b:129328209
TEST=warm/cold reboot and S3 are working fine on hatch.
Change-Id: I3c6dce0a942e6dcd9e55ef5e58a7e9e8d2b0a1e3
Signed-off-by: Rizwan Qureshi <rizwan.qureshi@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32266
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb')
0 files changed, 0 insertions, 0 deletions