summaryrefslogtreecommitdiff
path: root/src/mainboard/siemens
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2013-08-12 16:09:00 +0300
committerPatrick Georgi <patrick@georgi-clan.de>2013-08-15 20:49:03 +0200
commitc66f1cbdae6dced6410c0fc108cb0a1e3b3aa1e2 (patch)
tree73043d8daf44c9a3e26c9daa63bf3936a161bf8f /src/mainboard/siemens
parentf040858ec31ffef5b746bb9856be6395a20c98ce (diff)
downloadcoreboot-c66f1cbdae6dced6410c0fc108cb0a1e3b3aa1e2.tar.xz
Include boot_cpu.c for romstage builds
ROMCC boards were left unmodified. Change-Id: I3d842196b3f5b6999b6891b914036e9ffcc3cef0 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3853 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/mainboard/siemens')
-rw-r--r--src/mainboard/siemens/sitemp_g1p1/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/siemens/sitemp_g1p1/romstage.c b/src/mainboard/siemens/sitemp_g1p1/romstage.c
index 8198c6cf1b..6bf754e295 100644
--- a/src/mainboard/siemens/sitemp_g1p1/romstage.c
+++ b/src/mainboard/siemens/sitemp_g1p1/romstage.c
@@ -41,7 +41,7 @@
#include "northbridge/amd/amdk8/raminit.h"
#include "lib/delay.c"
-#include "cpu/x86/lapic/boot_cpu.c"
+#include "cpu/x86/lapic.h"
#include "northbridge/amd/amdk8/reset_test.c"
#include "superio/ite/it8712f/early_serial.c"